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Abstract
Quantum computations are typically compiled into a circuit of basic quantum gates. Just like for clas-
sical circuits, a quantum compiler should optimize the quantum circuit, e.g. by minimizing the number
of required gates. Optimizing quantum circuits is not only relevant for improving the runtime of quan-
tum algorithms in the long term, but is also particularly important for near-term quantum devices that
can only implement a small number of quantum gates before noise renders the computation useless. An
important building block for many quantum circuit optimization techniques is pattern matching, where
given a large and a small quantum circuit, we are interested in finding all maximal matches of the small
circuit, called pattern, in the large circuit, considering pairwise commutation of quantum gates.
In this work, we present a classical algorithm for pattern matching that provably finds all maximal
matches in time polynomial in the circuit size (for a fixed pattern size). Our algorithm works for both
quantum and reversible classical circuits. We demonstrate numerically that our algorithm, implemented
in the open-source library Qiskit, scales considerably better than suggested by the theoretical worst-
case complexity and is practical to use for circuit sizes typical for near-term quantum devices. Using
our pattern matching algorithm as the basis for known circuit optimization techniques such as template
matching and peephole optimization, we demonstrate a significant (∼30%) reduction in gate count for
random quantum circuits, and are able to further improve practically relevant quantum circuits that were
already optimized with state-of-the-art techniques.
*These authors contributed equally to this work.
†Email: itenr@itp.phys.ethz.ch
‡Email: rmoyard@ethz.ch
§Email: tmetger@ethz.ch
¶Email: dsu@zurich.ibm.com
||Email: wor@zurich.ibm.com
1
ar
X
iv
:1
90
9.
05
27
0v
2 
 [q
ua
nt-
ph
]  
29
 Ju
l 2
02
0
1 Introduction
Quantum computers promise computational advantages over their classical counterparts for various
problems such as finding prime factors [Sho97], solving linear equations [HHL09], or finding elements
in a database [Gro96]. However, the experimental implementation of a quantum computer is a challenging
task and in the near future, we can only expect to have access to noisy intermediate scale quantum (NISQ)
devices [Pre18]. These devices suffer from two main restrictions: firstly, the number of qubits is limited to
∼ 100, and secondly these qubits are noisy, meaning that the quantum information stored in them degrades
over time — an effect called decoherence [NC00].
Decoherence limits the number of quantum gates that can be applied in a quantum circuit, and hence
limits the complexity of computations that can be performed on near-term devices. Hence, it is crucial to op-
timize the quantum circuit executed on the device. One approach is to try to reduce the number of quantum
gates, i.e., to find an equivalent way of decomposing a quantum computation into quantum gates (from a
fixed universal gate set) that requires less gates than the original circuit. While finding the optimal circuit is
aQMA-hard problem1 [JWB03], various practical approaches have been suggested for simplifying quantum
circuits that might not lead to optimal circuits, but nonetheless can significantly lower the implementation
cost (see for example [MDMN08, PSM+06a, ASWD13, RDH14, DKPvdW19]). Beyond reducing the gate
count, a number of more device-specific approaches have been investigated. For example, it can be bene-
ficial to replace common sequences of gates by equivalent (and possibly longer) sequences that mitigates
errors, e.g. if on a particular experimental device, implementing one gate introduces much more noise than
implementing another. Additionally, if the device consists of multiple groups of qubits on different chips,
implementing operations involving qubits on different chips might be costly, so the quantum circuit should
be optimized to minimize the number of such inter-chip gates.
In this work, we address an essential building block underlying many of these methods, namely the
ability to find patters (or sub-circuits) in a large quantum circuit. This enables a classical pre-processor to
find patterns in a given quantum circuit and replace them with optimized variants that minimize gate counts
or mitigate errors. More precisely, we are interested in finding all matches of a pattern under pairwise
commutation of gates, i.e., considering all possible orderings of quantum gates that arise by repeatedly
swapping commuting gates in the circuit. The fact that different quantum gates may or may not commute
is what makes this task challenging. Suppose we are given a (potentially large) quantum circuit C and a
pattern, i.e., another (small) quantum circuit T , expressed in terms of an arbitrary fixed set of gates. Our
goal is to find all maximal matches of the pattern T in the circuit C, i.e., all instances of a maximally-sized
sub-circuit of T being equal to a sub-circuit in C, up to pairwise commutation of gates. In particular, we do
not require that the whole pattern T can be matched to a sub-circuit in C, which is called a complete match.
If no complete match exists, we want to find the largest possible sub-circuit of T that does have a match in
the circuit C.
We give the first practical algorithm for this task that provably finds all matches of a pattern and whose
worst-case complexity scales polynomially as a function of the circuit size (for a constant-sized pattern).
Specifically, the time complexity of our algorithm as a function of the number of gates |T | and qubits nT in
the pattern and gates |C| and qubits nC in the circuit scales as
O
(
|C||T |+3|T ||T |+4 nnT−1C
)
. (1)
A typical application is to find all matches of a small (constant-sized) pattern in a very large circuit |C|.
While in that case, our algorithm scales polynomially in principle, the degree |T | + 3 of the polynomial
1QMA is the quantum analog of the classical complexity class MA, which in turn is the probabilistic analog of NP.
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can be quite large. In numerical experiments on random quantum circuits, we find that our algorithm scales
considerably better for a fixed pattern size, achieving a roughly quadratic scaling in the number of gates
in the circuit C for a fixed number of qubits nC (Section 1.4). In addition, we present heuristics that can
significantly improve the runtime of the algorithm, at the cost of no longer being guaranteed to find all
maximal matches (Section 1.3). In particular, these heuristics address the potentially costly scaling nnT−1C
in the number of qubits nC and nT in the circuit and pattern, respectively. The trade-off between finding
all matches and lower runtime can be handled by the choice of parameters that regulate the heuristics. We
numerically analyze how these heuristics impact the runtime and number of found matches.
1.1 Previous work
In this section, we discuss previous work on pattern matching in circuits and explain the additional
difficulties one encounters in the quantum setting compared to the classical one (see also Section 2.3 for
a detailed description of arising difficulties). Pattern matching for classical circuits is well studied (see for
example [WMM83, LHB84, Boe88, OEGS93]) and has found many applications in the context of computer-
aided design (see [OEGS93] and references therein). If all gates in a circuit commute, pattern matching is
straightforward: we can simply check whether all gates in the pattern can be found in the circuit. The other
extreme case is to assume that none of the gates in a circuit commute (apart from the trivial commutations
of gates acting on different wires in the circuit). For (non-reversible) classical circuits, this is a realistic
assumption. This case was reduced to the subgraph isomorphism problem in [OEGS93], which is an NP-
complete problem (for a variable size of the subgraph) [Coo71], so we cannot expect to find a general
polynomial-time algorithm for this problem. However, for a fixed size of the pattern a polynomial-time
algorithm for pattern matching is possible since for a fixed size of the subgraph, the subgraph isomorphism
problem can be solved efficiently [Ull76].
Pattern matching for reversible and quantum circuits. The quantum case (and the case of reversible
circuits, to which our results also apply) considered here lies in between the two extremes of fully com-
muting and fully non-commuting gates: some of the quantum gates commute, while others do not. This
introduces an additional difficulty compared to the fully non-commuting case since in comparing the pattern
and the circuit, we must also consider all possible re-orderings of gates in both the pattern and circuit and
see whether one of these re-orderings yields a match. Translated to the picture of subgraph isomorphism,
where the circuit is represented as a directed acyclic graph and one tries to find the subgraph representing
the pattern, this corresponds to solving the subgraph isomorphism problem with the additional difficulty that
some of the vertices are allowed to be interchanged. The rules for interchanging vertices are derived from
the commutation of the quantum gates correspoding to these vertices. As far as we know, this more complex
task has not yet been studied in the general context of graph matching algorithms.
In [MMD03, RDH14], heuristic pattern matching algorithms were introduced. The algorithm presented
in [MMD03] was then applied in [MDM05, MDMN08] for reversible logic synthesis and achieves low
runtimes. In [ASWD13], a pattern matching algorithm is presented that provably finds all matches. It is
based on mapping the circuit to a satisfiability modulo theory problem and applying a specific solver to it.
Moreover, it is shown that finding all the matches indeed helps to significantly reduce the gate counts further
compared to heuristic approaches. Unfortunately, this improvement comes in trade-off with the runtime
of the algorithm. The algorithm is not efficient, i.e., its worst-case time complexity grows exponentially
in |C|, and its practical runtimes are significantly higher than for the heuristic approaches (see [ASWD13]
for a comparison with [MMD03]).2 A simple combinatorial algorithm was pointed out to us by Robin
2Unfortunately, we could not get access to the code for the algorithm in [ASWD13] and hence were unable to perform a detailed
numerical comparison. However, a rough comparison suggests that our algorithm scales significantly better than the one suggested
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Kothari [Kot]. Here, the idea is to loop trough all possible assignments of gates in the pattern with gates
in the circuit, and then (efficiently) check if the assignment leads to a valid match. For completeness,
we outline this algorithm in Appendix B. This algorithm has a similar worst-case complexity as ours, but
performs much worse in practice because the process of trying all assignments cannot be terminated early,
whereas our algorithm typically runs much faster than its worst-case complexity suggests (see Section 1.4).
Circuit optimization from pattern matching. One of the main applications of pattern matching in quan-
tum circuits is to reduce the gate count of the circuit. The idea for optimizing quantum circuits using a
pattern matching algorithm was introduced in [MMD03] based on the rewriting rules found in [IKY02]. For
this, one considers the special case where the pattern implements the identity operation. In the context of
circuit optimization, such patterns are often called templates. More formally, in [MDM03] a template T is
defined as a sequence of unitary gates Ui such that U|T | . . . U1 = 1.
To see how a pattern matching algorithm can be applied to optimize a circuit, assume that the pattern
matching algorithm finds the gate sequence Ua . . . Ub in a circuit C for some 1 ≤ a ≤ b ≤ |T | that matches
the template, i.e., that after suitably interchanging commuting gates in the circuit and the template, the gate
sequence Ua . . . Ub appears in this order in the commuted circuit (with no other gates in between).3 Since
the full template implements the identity operator and since each unitary Ui has an inverse (Ui)−1 = U
†
i ,
we find an alternative representation of this gate sequence as Ua . . . Ub = U
†
a−1 . . . U
†
1U
†
|T | . . . U
†
b+1. If
this gate sequence has lower implementation cost than the original one, we may replace the found match
with the gate sequence U †a−1 . . . U
†
1U
†
|T | . . . U
†
b+1 in the circuit. This also shows why it is important to find
maximal matches: if the gate sequence Ua . . . Ub is as long as possible, then the equivalent expression
U †a−1 . . . U
†
1U
†
|T | . . . U
†
b+1 contains as few gates as possible, so that we save as many gates as possible by
replacing the former with the latter. Indeed, in [ASWD13] it was shown that using an exact algorithm like
ours for pattern matching can reduce the gate count of reversible circuits further by up to 28% compared
to the heuristic algorithms [MMD03]. Another circuit optimization technique, called peephole optimiza-
tion [PSM+06b, KM13], is also based on pattern matching and is described in Section 5.4.2.
1.2 Pattern matching algorithm for quantum circuits
In this section, we give an overview of our pattern matching algorithm and show how it works on a
concrete example. The detailed description of the algorithm, including pseudocode, a proof that all maximal
matches are found, and an analysis of the worst-case time complexity can be found in Section 3. We start
with a brief description of the quantum circuit model and a canonical form of quantum circuits that we use
in our work.
Quantum circuit model. In the circuit model of quantum computation, information carried in qubit wires
is modified by quantum gates which mathematically are described by unitary operations. Examples of gates
include the C-NOT gate, Toffoli gate, and single-qubit gates such as the Pauli-X , Pauli-Z, and Hadamard H
gate. While we pick a fixed gate set for our example below, our algorithm works for an arbitrary gate set; in
fact, it suffices just to know which gates commute and which do not, without actually knowing the unitary
implemented by each gate.
It is convenient to represent quantum circuits diagrammatically. Each qubit is represented by a wire and
gates are shown using a variety of symbols. Conventionally time flows from left to right. The i-th gate in
a circuit C is denoted by Ci. For example, the circuit in Fig. 1a shows a C-NOT gate controlled on qubit 1
in [ASWD13].
3As explained above, a pattern matching algorithm does not require the complete pattern to be present in the circuit, but can find
a maximal subsequence of gates in the template that matches a part of the circuit.
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1 2 3 4
qubit 1 • • Z
qubit 2 •
qubit 3 •
(a) Circuit C
3 2 1 4
Z • •
•
•
(b) Commuted circuit C
1
2
3 4
(c) Canonical form of circuit C
Figure 1: An example of a quantum circuit (a), and equivalent quantum circuit obtained by interchanging commuting
gates (b), and its canonical form (c), which is independent of the ordering of pairwise commuting gates chosen in the
circuit picture.
and acting on qubit 2, followed by another C-NOT gate, a Pauli-Z gate, and finally a Toffoli gate controlled
on qubits 2 and 3 and acting on qubit 1.
Canonical form of quantum circuits The circuit representation of a quantum computation is usually not
unique because various gates may commute. For example, the two circuits represented in Figure 1a and
Figure 1b implement the same computation. For some applications, it is desirable to work with a represen-
tation of quantum circuits that does not change under pairwise commutation of gates. Such a representation,
called the canonical form, was introduced in [RDH14] and we will use it extensively in this work. The
canonical form of a quantum circuit is a directed acyclic graph with the following two properties: firstly,
vertices in the graph correspond to individual gates in the circuit. We can index all the gates in the circuit
(in some fixed order) and label the graph vertices with these indices. Secondly, the graph has an edge i→ j
from vertex i to vertex j if by repeatedly interchanging commuting gates in the circuit, one can bring gate
i immediately to the left of gate j, but gates i and j themselves do not commute. In other words, in the
commuted circuit gate j immediately follows gate i, but one cannot change the order of gates i and j. An
example for the canonical form is given in Fig. 1c. Using the canonical form is not strictly necessary for our
algorithm to be efficient, but it will simplify its description and lower the runtime for some subroutines. For
any circuit its canonical form can be computed efficiently with an algorithm whose worst-case complexity
scales quadratically in the number of gates (see Section 2.2).
Overview of algorithm PatternMatch. Given a pattern T and a circuit C, we want to find all maximal
matches of T in C, i.e., all instances where a maximally-sized sub-circuit of T equals a sub-circuit of C,
taking into account qubit reordering and swapping of commuting gates. To account for qubit reordering,
we simply loop over all assignments of qubits in the pattern to qubits in the circuit. For a fixed ordering of
qubits, we start by picking a starting gate from the pattern that matches a gate in the circuit. Again, we loop
over all possible starting gates and describe the algorithm for a fixed choice of starting gate.
For intuition, it is helpful to consider the circuit reordered in the way that allows for the largest possible
match. Then, we can think of the circuit as consisting of three regions: an unmatched region to the left, a
matched region in the middle, and an unmatched region to the right. On a high level, the algorithm then
needs to decide whether to keep a gate in the matched middle region, or to use the commutation relations to
push it out to the unmatched side regions. The difficulty of the problem stems from the fact that this decision
depends on all other gates, so the algorithm cannot simply consider one gate at a time.
We can use the starting gate to partition the other gates in the pattern into two parts T backward and
T forward. Here, T backward contains all the gates in the pattern that can be commuted to the left of the starting
gate, and T forward contains the remaining gates (in the order in which they appear in the circuit, so the first
gate in T forward is the starting gate). We write T ' (T backward, T forward) to stress that the two circuits T and
(T backward, T forward) implement the same computation, however, the gate order might be different. Translated
to the graph picture, T forward contains all successors of the starting gate, i.e., all vertices that can be reached
from the starting gate by a directed path. Similarly, we can partition the circuit C ' (Cbackward, Cforward).
Our algorithm PatternMatch (Algorithm 3) proceeds in two steps: first, it executes a subroutine
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called ForwardMatch (Algorithm 4) that finds a match of the forward-part T forward of the pattern in
the forward-part Cforward of the circuit, followed by a subroutine BackwardMatch (Algorithm 5) that
incorporates the gates in T backward.
The subroutine ForwardMatch essentially matches gates greedily, i.e., it greedily decides whether
to include gates in the middle matched part part of the circuit, or push them to the right unmatched part.
Because of the special structure of the forward-part, one can show that a greedy strategy is indeed optimal
(see Lemma A.1).
The subroutine BackwardMatch needs to decide which of the gates from T backward to include in
the match. This is a more difficult task because adding gates from T backward to the match may require
“unmatching” some of the matches found by ForwardMatch. Hence, BackwardMatch needs to make
a tradeoff between how many gates to include from the backward direction, and how many matches in the
forward direction to destroy for this purpose. To do so, BackwardMatch builds a tree of possible options
and then finds the optimal one among them.
Example for algorithm PatternMatch. To demonstrate our pattern matching algorithm, we present
an example, shown in Fig. 2. We stress that the algorithm PatternMatch works for any gate set, not just
the one used in the example. The full algorithm is given in Section 3.1.
As explained above, we need to loop over all possible assignments of qubits in the pattern to qubits in the
circuit and all starting gates. For concreteness, consider the case where the starting gate is chosen as shown
in Fig. 2, and qubits (1, 2, 3, 4, 5) in the pattern are assigned to qubits (4, 5, 6, 7, 8) in the circuit. Using
Algorithm 1, we create the canonical forms GT and GC of the pattern T and the circuit C, respectively. We
denote by GTi the i-th vertex in the graph G
T , which is identified with the gate Ti, and analogously for GCi .
Then, we can execute the two main subroutines, ForwardMatch and BackwardMatch.
1 2 (3,4) (5,6) 7 8 9 10 1112
qubit 1 Z • •
qubit 2 • X • X •
qubit 3
qubit 4 • •
qubit 5 X •
(a) Pattern T
1 2 3 4 5 6 7 8 9 10 (11,12) 13 (14,15) 16171819 (20,21)
qubit 1 •
qubit 2 • •
qubit 3
qubit 4 • Z • • • • X
qubit 5 • X • X •
qubit 6
qubit 7 • • • • •
qubit 8 • •
4 6 1 5 7 (3,8) 9 10 11
(b) Circuit C
Figure 2: Pattern T and circuit C used for our example. Indices assigned to the gates are shown above each circuit
(with some gates drawn in parallel for readability). In our example, we consider the assignment of pattern qubits
(1, 2, 3, 4, 5) to circuit qubits (4, 5, 6, 7, 8) and the starting gate highlighted by a dotted box. The maximal match that
our algorithm finds is highlighted by dashed boxes. The indices below the circuit C show which gates from the pattern
are assigned to gates in the circuit.
3
1
2
5
4
7
6
8 9 10
12
11
(a) Canonical form of T
1
6
7
10
2
8
11
3
9
4
12
5
13
14
15
18
19
16
21
17 20
(b) Canonical form of C
Figure 3: Canonical forms of the pattern T and the circuit C from Fig. 2. The starting gates are marked in gray. The
forward parts T forward and C forward are highlighted with bold outlines.
Step 1: ForwardMatch. The subroutine ForwardMatch (Algorithm 4) greedily matches gates
in the forward parts of the pattern and circuit (see Lemma A.1 for the proof that the greedy strategy is
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optimal). The algorithm starts by initializing a list MatchedVertexList = (GC7 ) of matched vertices that
have direct successors left to consider for matching. The attribute SuccessorsToVisit of GC7 is then set
equal to (GC8 , G
C
11), since these are the direct successors of the starting vertex G
C
7 .
First, the vertex with lowest label in GC7 .SuccessorsToVisit , i.e., the vertex G
C
8 , is considered for
matching (and removed from the list SuccessorsToVisit). The only gates in T that GC8 could be matched
with are the direct successors of the starting gate GT1 , i.e., the gates G
T
3 and G
T
5 . These gates in the pat-
tern are found by the algorithm FindForwardCandidates (Algorithm 6). Note that the algorithm
FindForwardCandidates excludes direct successors that can not be moved next to the last matched
gate in the pattern (since we require that the matched gates can be moved next to each other). We find the
match T5 = C8 and we set the attribute matchedWith of vertex GC8 equal to G
T
5 (see the code after line 19
in Algorithm 4). Now we also need to consider all direct successors of GC8 as candidates for a match in the
next round, so we set the attribute SuccessorsToVisit of GC8 equal to (G
C
9 ) and add the vertex G
C
8 to the
list of matched vertices MatchedVertexList .
In the second round of the while-loop in Algorithm 4, we pick the the vertex with the smallest index in
all the lists SuccessorsToVisit , in this caseGC9 (and we removeG
C
9 fromG
C
8 .SuccessorsToVisit). We can
match GC8 with G
T
5 and add the direct successors of G
T
5 as possible SuccessorsToVisit for the next round.
Repeating this procedure, we subsequently match C11 = T3, C12 = T8, and C13 = T9.
Then, vertex GC14 (as a direct successor of vertex G
C
13) is considered for matching with direct successors
of the vertex GT9 . However, neither of the direct successors of G
T
9 (i.e., G
T
10 and G
T
12) can be matched with
GC14 because the corresponding gates in the circuit differ. Therefore, we must right-block vertex G
C
14. Recall
that we can think of the circuit as being composed of a left unmatched part, a middle matched part, and a
right unmatched part. In this picture, right-blocking GC14 means permanently moving the gate C14 to the
right unmatched part. In doing so, we necessarily need to push all gates to the right of C14 that do not
commute with C14 to the right unmatched part, too. In the graph picture, this corresponds to also right-
blocking all successors of GC14, i.e., G
C
16, G
C
17, G
C
20. These gates will not be considered for matching in the
future and remain unmatched.
The remaining rounds of ForwardMatch proceed analogously: GC15 and G
T
10 are matched, G
C
18 is
right-blocked (and all its successors are already right-blocked), GC19 and G
T
12 are matched, and G
C
21 is
matched with GT11. At this point, all vertices in C
forward are either matched or right-blocked, as a re-
sult ForwardMatch terminates. The state after finishing ForwardMatch is shown in Fig. 4.
3
1
2
5
4
7
6
8 9 10
12
11
1
6
7
10
2
8
11
3
9
4
12
5
13
14
15
18
19
16
21
17 20
Figure 4: State after ForwardMatch. The starting vertices are marked in grey, the matched vertices in green, and
the right-blocked vertices in black.
Step 2: BackwardMatch. The subroutine BackwardMatch (Algorithm 5) decides which gates
from T backward to include in the match. As explained above, the main difficulty here is that including gates
from T backward may require unmatching gates in the forward direction, so the optimal trade-off between
matches in the forward and backward direction has to be found.
We store all vertices inGC that have not been matched and are not blocked in a sorted listGateIndices =
(10, 6, 5, 4, 3, 2, 1) and start by considering the largest one, i.e., vertex GC10, for matching. The indices 2,4,6
in the pattern are then found by FindBackwardCandidates, i.e., we consider all unmatched gates in
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the pattern as candidates for a next match (in backwards direction).4 Since T2, T4, T6 6= C10, we cannot
matchGC10, so the gateC10 will be permanently moved to the left unmatched part of the circuit.
5 We call this
left-blocking. Analogously to right-blocking, we also need to left-block all predecessors of a left-blocked
vertex (but in the case of GC10, there are none). Similarly, we left-block G
C
6 .
Then, vertex GC5 is considered for matching. We find that it matches the candidate vertex G
T
6 . Now,
we have two options, shown in Fig. 5: we could either match GC5 , i.e., include the gate C5 in the middle
matched part of the circuit. Alternatively, we could push the gate C5 all the way to the right unmatched part
of the circuit, i.e., right-block GC5 .
6 The second option has the disadvantage that we need to block GC5 and
all its successors, even ones that have already been matched during ForwardMatch. However, it might
enable us to match more of the predecessors of GC5 . At this stage, we cannot yet decide which option will
result in more matches overall, and we keep track of both in a tree of options (called MatchingScenarios
in Algorithm 5).
1
6
7
10
2
8
11
3
9
4
12
5
13
14
15
18
19
16
21
17 20
(a) Option 1: match vertex GC5
1
6
7
10
2
8
11
3
9
4
12
5
13
14
15
18
19
16
21
17 20
(b) Option 2: right-block vertex GC5
Figure 5: Grey denotes the starting vertex, green marks vertices matched in ForwardMatch, orange marks vertices
matched in BackwardMatch (these will never be blocked again), black marks right-blocked vertices, and blue marks
left-blocked vertices. We have two options for vertex 5 that could lead to a maximal match: we can match vertex GC5
with vertex GT5 (option 1); or we right-block G
C
5 and all its successors, including the previously matched vertex G
C
19.
Considering one option at a time, if we matched the vertex GC5 , one finds that no further gates can be
matched (without right-blocking some of the predecessors of GC5 , which would also block G
C
5 ; this we do
not have to consider, since it would lead to the same scenario as the non-matching case already added to the
tree MatchingScenarios). Hence, we could match 9 gates in total in this scenario.
On the other hand, if we do not match vertexGC5 , we proceed as follows: no match can be found forG
C
4 .
We could either left- or right-block it. Since all successors of GC4 are already blocked, but its predecessors
are not, right-blocking is the better option. We then see that GC3 can be matched with G
T
6 , and G
C
2 with G
T
4 .
No match can be found for GC1 , and since it has no predecessors, but matched successors, left-blocking it is
the best option. This way, we can match 10 gates in total in this matching scenario, which turns out to be the
maximal match (over all qubit assignments and starting gates). The maximal match in the canonical form is
shown in Fig. 6, and in Fig. 2b for the circuit picture.
3
1
2
5
4
7
6
8 9 10
12
11
1
6
7
10
2
8
11
3
9
4
12
5
13
14
15
18
19
16
21
17 20
Figure 6: Maximal match found by PatternMatch with colours as in Fig. 5.
4If we would for example match T2, we would have to unmatch T12, because T6 could not be matched later on in the backward
matching process. Our algorithm handles this case correctly, however, in the considered example, such a case does not occur.
5In fact, since C11 commutes with all other gates in the circuit, we could equivalently move it to the right unmatched part, i.e.,
right-block it.
6In principle, we could also left-block GC5 , and hence also block all of its predecessors. However, we prove in Lemma A.4 that
this case can be ignored as long as matching GT6 does not destroy other matches (see line 68 in Algorithm 5)
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1.3 Heuristics
The two most computationally expensive parts of our pattern matching algorithm are looping over all
possible assignments of pattern qubits to circuit qubits, and building the tree of options that need to be
considered by BackwardMatch. We can speed up these parts of our algorithm using heuristics, at the cost
of no longer being guaranteed to find all maximal matches. To speed up the assignment of pattern qubits
to circuit qubits, note that the choice of starting gate already fixes some qubits, namely the ones on which
the starting gate acts. If we assume that in addition to the starting gate, a small number of gates preceding
or following the starting gate are also part of the maximal match, then we can use these gates to fix further
qubits. To reduce the number of options considered by BackwardMatch, we can repeatedly prune the tree
of options and only keep the ones that have led to the highest number of matches until that point, reducing
the number of considered options significantly. Details on both heuristics are given in Section 4.
Our heuristics are parameterized by “quality parameters”, meaning that one can adjust the trade-off
between classical runtime and output quality depending on how much classical computation one is willing to
perform to optimize the quantum circuit. For small circuits on near-term devices, it may be worth running the
algorithm without heuristics to be guaranteed optimal results, whereas for larger circuits in the future, these
heuristics will increase the practical utility of our results. In contrast, known heuristic algorithms [MMD03,
RDH14] provide less control over this trade-off, since they are not based on an exact algorithm like ours.
1.4 Numerical experiments
In this section, we give an overview of numerical experiments demonstrating that our algorithm indeed
runs significantly faster in practice than suggested by the worst-case complexity in Eq. (1) (see Figure 7).
This makes it the first practical algorithm with a provable guarantee of finding all maximal matches. We
demonstrate the use of our algorithm for optimizing quantum circuits in Table 1. Further numerical results
regarding the scaling of our algorithm in the number of gates and qubits, and its performance for optimizing
benchmark circuits can be found in Section 5.4.
Running the algorithm PatternMatch described in the previous section has a worst-case time com-
plexity O
(
|C||T |+3|T ||T |+4 nnT−1C
)
, where |C| and nC are the number of gates and qubits in the circuit,
and |T | and nT are the number of gates and qubits in the pattern (see Section 3.3 for the detailed analysis).
In practical applications, one usually tries to find a fairly small pattern of perhaps 5-10 gates on two or
three qubits in a potentially very large circuit. For such a small constant-sized pattern, we therefore have a
worst-case runtime of O(poly(|C|, nC)), where the degree of the polynomial in |C| may be around 10, i.e.,
very large for practical applications. Fortunately, it turns out that our algorithm runs significantly faster in
practice than suggested by the worst-case analysis (Figure 7), with an almost quadratic scaling in the circuit
size |C|. On a high level, this is due to the fact that for a typical quantum circuit, the forward part of the
circuit (introduced in Section 1.2) is relatively large. Therefore, the majority of gates can be matched by the
efficient subroutine ForwardMatch, and only a relatively small number of gates needs to be considered
by the more inefficient subroutine BackwardMatch. Further, the tree of considered matching scenarios in
BackwardMatch is usually much smaller than the one considered in the worst-case, since our algorithm
BackwardMatch carefully selects the scenarios that could lead to maximal matches. We also find that the
heuristics introduced in Section 1.3 lead to a roughly constant-factor improvement in runtime (see Figure 7
for details).
We can use our pattern matching algorithm for circuit optimization by template matching as described
in Section 1.1. Table 1 gives an overview of the results: we find that for random circuits, we can achieve an
approximately 30% reduction in gate count, both for the exact algorithm and using the qubit heuristics. We
give a more detailed analysis of the use of our algorithm for circuit optimization in Section 5.
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(a) Pattern (b) Runtimes dependent on circuit size |C|
Figure 7: The figure shows the runtimes of PatternMatch for finding maximal matches of the pattern 7a (nT = 3,
|T | = 6) in randomly generated circuits with |C| ∈ [10, 250] gates on nC = 6 qubits consisting of X, C-NOT and
Toffoli gates. The gates as well as the qubits the gates act on are chosen uniformly at random. For each circuit size, 15
random quantum circuits are generated. We run the PatternMatch algorithm on these 15 circuits (taking as input
the canonical form, though creating the canonical form itself scales roughly linearly and only adds approximately 10%
to the runtime – see Section 5.1 for details). We plot the mean and the standard deviation of the runtimes of these 15
circuits. The least-squares fit of a quadratic polynomial to the runtimes for the exact algorithm (without heuristics) is
3.84·10−4(|C|2+17.34|C|−93.25). If we were to include a cubic term in the fit, the ratio of the cubic to the quadratic
coefficient would 1/6000, so the scaling of the algorithm is indeed approximately quadratic in the circuit size. We also
show the runtimes of the combinatorial algorithm described in Appendix B to demonstrate that while the worst-case
complexities of both algorithms are similar, ours scales much better in practice. Further, we run our algorithm with
the two heuristics described in Section 1.3, where L, S, and F are the “quality parameters” mentioned in Section 1.3.
We find that the heuristics improve the runtime by roughly a constant factor, but do not affect the scaling in practice.
Using the BackwardMatch heuristics causes the algorithm to miss 0.75 gates per match on average (for matches
that are longer than half the pattern). Using the qubit heuristics causes the algorithm to miss (on average) 39% of
matches that are longer than half the pattern.
1.5 Discussion
Pattern matching is an important building block for many quantum circuit optimization techniques. In
this paper, we presented the first algorithm that provably finds all maximal matches of a pattern in a quantum
or reversible classical circuit, while still scaling efficiently in practice. This provides a step towards over-
coming the current trade-off between fast heuristic algorithms that might miss maximal matches, and exact
algorithms that find all matches, but are highly impractical to run. Overcoming the limitations of heuristic
algorithm is relevant for practical applications: as shown in [ASWD13], finding all maximal matches can
help to reduce the gate count of reversible circuits further by up to 28% compared to the heuristic algo-
rithms [MMD03]. More concretely, in this work we showed that our matching algorithm can also be used to
further simplify circuits that were already optimized with several state-of-the-art techniques (see Table 2).
We also show that our algorithm can be used for peephole optimization [PSM+06b, KM13] in Section 5.4.2,
where instead of searching for a fixed pattern T in a circuit C, we can search for the longest connected parts
inC such that every gate only acts on a small subset of the qubits. We demonstrate that we can find sequences
of gates (shown in Figure 15a) that would have been missed by previous algorithms [PSM+06b, KM13].
We analyzed the worst-case complexity of the matching algorithm and showed that it scales polynomi-
ally in the circuit size for a fixed pattern size, although the degree of the polynomial does scale linearly with
the pattern size. We showed that in practical applications, the scaling derived in the theoretical worst-case
analysis is far too pessimistic: our numerics suggest that in practice, our algorithm scales quadratically in
the circuit size for a fixed number of qubits in the circuit and a fixed pattern size. In addition to our exact
algorithm, we also provide heuristics to further reduce the runtime of our algorithm. In contrast to previous
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Before template Matching After template matching, After template matching,
without heuristics for qubit choice heuristics for qubit choice, L = 1
circuit name # gate in circuit |C| # qubits nC # gate in circuit |C| gain (%) time (s) # gate in circuit |C| gain (%) time (s)
Random100 100 10 70 30.0 75.75 70 30 42.89
Random300 300 10 187 37.6 388.43 188 37.3 203.08
Random500 500 10 351 29.80 1265.11 351 29.80 582.87
Random700 700 10 494 29.4 2624.69 496 29.1 1146.27
Table 1: The table shows the results of applying template matching based on PatternMatch with 36 templates
given in [MDM07] (the number nT of qubits in the templates is ranging from 2 to 4 and the number |T | of gates from
2 to 9) on random circuits with nC = 10 qubits and number of gates |C| ranging from 100 to 700. All templates and
circuits consist of X, C-NOT and Toffoli gates. The middle and the right columns show how much the gate count can
be reduced using template matching based on PatternMatch without and with heuristics for choosing the qubits
with exploration length L = 1 (defined in Section 4), respectively. The ratio of X , C-NOT and Toffoli gates that can
be saved is roughly 70/25/5 for most of the circuits, i.e., the majority of savings stems from single-qubit X gates.
heuristic algorithms [MMD03, RDH14], our heuristics are simplifications of our exact algorithm, where
the degree of simplification is paramterized by a “quality parameter”. This parameter allows us to precisely
control the trade-off between finding all maximal matches in the exact algorithm, and faster runtimes pro-
vided by the heuristics. We note that the heuristics we currently use are very simple and leave it as future
work to find more sophisticated heuristics that might offer a better trade-off between runtime and output
quality, especially for the choice of qubit assignment.
There are a number of other ways one could generalize our algorithm or further increase its practical
utility. Firstly, we only consider pairwise commutation relations in this work. In general, it could happen
that in a circuit C = (C1, C2, C3), no gates commute pairwise, but the unitary corresponding to (C1, C2)
could commute with the unitary corresponding to C3. Hence, one could bring the circuit C into the form
(C3, C1, C2), which could help matching in principle. However, multiplying gates to check commutation
relations is computationally expensive and we leave it for future work to find an efficient and practical
implementation of this.
Secondly, to increase the utility of pattern matching algorithms such as ours for circuit optimization,
it would be beneficial to find more useful templates, i.e., patterns that evaluate to the identity operation.
While universal decomposition schemes such as the one given in [ICK+16] can in principle produce whole
parameter groups of templates, it remains to be investigated how useful these templates are in practice, and
whether there are ways of systematically generating useful templates.
Thirdly, in addition to template matching, one could also apply our algorithm to circuit optimization
schemes that use patterns that do not require a fixed a qubit assignment, since this would eliminate the need
for looping over possible qubit assignments in our algorithm. For example, one could search for longest
sequences of gates that only contain gates in the Clifford group, and then simplify the found circuits using
re-synthesizing methods as the ones introduced in [KM13].
Finally, extending our work in a graph-theoretic direction, it might also be possible to generalize our
approach to the subgraph isomorphism problem under more general vertex rewriting rules, instead of the
specific ones based on gate commutation that we use in our work.
Organisation. After introducing notation in Section 2.1, we describe an algorithm that creates the canon-
ical form of quantum circuits in Section 2.2. In Section 2.3 we discuss the difficulties for efficient pattern
matching due to the fact that quantum gates may commute. We then present and analyze the matching algo-
rithm in Section 3. The pseudocode is given in Section 3.1. We discuss the correctness and complexity of the
algorithm in Section 3.2 and Section 3.3. Details on the heuristics introduced in Section 1.3 are discussed
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in Section 4, and all our numerical results are given in Section 5.
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2 Preliminaries
Before giving a formal description of our algorithm in Section 3, in this section we introduce some
necessary notation and give details on the canonical form of quantum circuits (introduced in Section 1.2).
Additionally, we provide some intuition regarding possible difficulties one may encounter in pattern match-
ing for quantum circuits in Section 2.3.
2.1 Notation
We write a circuit C as a gate list C = (C1, . . . , C|C|), where we assume that the gates are indexed
from left to right (with the order of commuting gates chosen arbitrarily). The unitary performed by the
circuit is given by U = U|C|U|C|−1 . . . U1, where Ui denotes the unitary corresponding to the gate Ci. A
gate can be any description of a unitary operation together with an ordered list of qubits it acts on, e.g., the
gate C-NOT(1, 4) represents a C-NOT gate controlled on the qubit with label 1 and acting on the qubit with
label 4. If two gates A and B perform the same operation, albeit on qubits with different labels, we write
A ∼= B, e.g., C-NOT(1, 4) ∼=C-NOT(2, 1). If the unitaries that represent the circuits C and D are equal up
to a global phase shift (which is a scalar multiplication of the matrix with eix for x ∈ R), we say that the
two circuits are represented by the same operator, and we write C ' D. The concatenation of two circuits
C = (C1, . . . , C|C|) and D = (D1, . . . , D|D|) is denoted by (C,D) = (C1, . . . , C|C|, D1, . . . , D|D|).7 We
denote the commutator of the unitaries corresponding to two gates A and B by [A,B]. Moreover, we write
[i, j]C = 0 if and only if i = j or if we can pairwise commute gates in the circuit C such that the order
of the gates Ci and Cj is interchanged, i.e., if i < j the gate Cj can be moved before the gate Ci and vice
versa for the case j < i. The set Sn = {(1, 2, 3, . . . , n), (2, 1, 3, . . . , n), . . . } denotes the symmetric group
of order n, i.e., the set of all possible permutations of (1, 2, . . . , n).
The canonical form of quantum circuits introduced in Section 1.2 represents circuits as directed acyclic
graphs (DAGs). For a DAG, we denote the set of successors of a vertex vi in such a graphG by Succ(vi, G),
i.e., Succ(vi, G) contains all the vertices vj for which there is a (forward directed) path from vertex vi to
vertex vj . On the other hand, we denote the set of predecessors of a vertex vi in a graph G by Pred(vi, G),
i.e., the set Pred(vi, G) contains all the vertices vj such that there is a path from vertex vj to vertex vi. The
direct successors and predecessors are the ones that are connected through only one edge to the considered
vertex vi, and we call these sets DirectSucc(vi, G) and DirectPred(vi, G), respectively.
7It should always be clear for the context if we mean a tuple of two circuits or the concatenation of them.
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2.2 Canonical form for quantum circuits
The canonical form of a quantum circuit was introduced in Section 1.2. An algorithm that constructs the
canonical representation of any quantum circuit C with time complexity O (|C|2) was given in [RDH14]
and we describe it in Algorithm 1 for completeness. Furthermore, we prove some basic properties of the
canonical form in Lemma 2.2 and Lemma 2.3.
Algorithm 1 CreateCanonicalForm: Creates the canonical form of a quantum circuit
1: Input: Quantum circuit C with |C| gates
2: Initialize an empty directed acyclic graph G
3: for j ∈ {1, 2, . . . , |C|} do
4: Set the attribute isReachable to true for all vertices in G
5: Add a vertex with label j to the graph G
6: for i ∈ {j − 1, j − 2, . . . , 1} do
7: if Gi.isReachable and [Ci, Cj ] 6= 0 then
8: Add a (directed) edge from vertex Gi to vertex Gj in G
9: for preDec∈Pred(Gi, G) do
10: preDec.isReachable ← false
11: end for
12: end if
13: end for
14: end for
15: Output: the canonical form G of the circuit C
Remark 2.1. We can store the graph in an adjacency-list format, where for every vertex we store a list of all
its predecessors and a list of all its successors. This is useful because we get constant time access to the list
of all possible successors (or predecessors) of a vertex in GC . Moreover, we can sort the vertices in these
lists by their labels, as is done in Algorithm 2. To estimate the worst-case complexity of Algorithm 2, note
that every vertex v can have at most C direct successor vi, each of which can have at most |C| successors.
Merging |C| ordered lists (vi).Successors, each of length at most |C|, in a pairwise manner has complexity
O(|C|2). Repeating this for the C vertices v in GC , we get an overall time complexity of O(|C|3).
Algorithm 2 InitializeSuccessors: Sets an attribute Successors of each vertex equal to the list of
its successors (ordered according to their labels)
1: Input: Canonical form G of a quantum circuit
2: Initialize an attribute Successors ← null for all vertices in G
3: for i ∈ {|G|, |G| − 1, . . . , 1} do
4: (Gi).Successors ← (Sorted) merge of DirectSucc(Gi, G) ∪ {v.Successors | v ∈
DirectSucc(Gi, G)}
5: end for
In the following, we will show some properties of the canonical form, which will turn out useful for
proving the correctness of our matching algorithm.
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Lemma 2.2 (Independence on pairwise gate commutations). Consider two circuit C ' C ′, where C ′ is
obtained from C by swapping commuting gates, but keeping the gate labels from circuit C. Then, the
canonical form of C and C ′ are given by the same directed acyclic graph.
Proof. In the construction in Algorithm 1, we only add edges for non-commuting gates. The order of these
non-commuting gates must be the same inC andC ′, so one can see that one ends up with the same canonical
form (however, the vertices might have been added to the graph in different orders). Let us prove this in
more detail. Assume that i is the smallest index such that C ′i 6= Ci. Then, there is a gate Cj with j > i such
that C ′i = Cj and Cj can be commuted to the position i in C (without moving the gates C1, . . . , Ci). In
other words, we have [Cj , Ck] = 0 for k ∈ {i, . . . , j−1}. We have to show that when adding the vertex GCj
to the canonical form in Algorithm 1, we add the same edges from GC1 , . . . , G
C
i−1 to G
C
j as the edges in the
canonical form GC
′
from GC
′
1 , . . . , G
C′
i−1 to G
C′
i and that there are no edges added between G
C
i , . . . , G
C
j−1
and GCj . This is evident from line 7 in the algorithm, since [Cj , Ck] = 0 for k ∈ {i, . . . , j}. The proof can
then be completed by induction.
Lemma 2.3 (Necessary and sufficient condition for interchanging gates). Given a circuitC with a canonical
form G and two indices i < j, then the following two statements are equivalent:
1. [i, j]C = 0 ,
2. Gj /∈ Succ(Gi, G) .
Proof. From the construction in Algorithm 1 it is clear that if Gj ∈ Succ(Gi, G), we have that the gate
Cj can not be moved before the gate Ci and hence [i, j]C 6= 0, because the edges indicate that gates do
not commute. It thus remains to show that [i, j]C 6= 0 implies Gj ∈ Succ(Gi, G). We show the claim by
induction over the number of vertices in the graph G, where we build up the graph by adding the vertices
in increasing order according to their labels. The claim is clear for a graph consisting of two vertices, since
we add an edge between them in Algorithm 1 if and only if the two corresponding gates in the circuit C
do not commute. Let us now consider the graph consisting of vertices GC1 , . . . , G
C
n and assume that the
claim is true for all possible pairs of indices i < j with i, j ∈ {1, 2, . . . , n}. We have to show the claim
for the graph consisting of vertices GC1 , . . . , G
C
n+1. Since the vertex G
C
n+1 has no effect for the statement
for indices i < j with i, j ∈ {1, 2, . . . , n}, we have left to show the statement for indices j = n + 1
and an arbitrary i < n + 1. Clearly, [i, n + 1]C 6= 0 implies that there exists an index i ≤ k ≤ n with
[Cn+1, Ck] 6= 0 and with [i, k]C 6= 0 if k 6= i. Let us choose the largest such index k. Then, by the
induction assumption, Gk ∈ Succ(Gi, G) ∪ {Gi}. By the construction in Algorithm 1, the vertex Gk is
still accessible if it is visited in the inner loop with respect to i = n+1 in the outer loop, and hence, an edge
from Gk to Gn+1 is added and since Gk ∈ Succ(Gi, G) ∪ {Gi}, we find Gn+1 ∈ Succ(Gi, G). Indeed,
to see that the vertex Gk is still accessible when it is visited in Algorithm 1, assume by contradiction that it
would not be accessible. Then, Gk must be a predecessor of a vertex Gk′ with i ≤ k < k′ < n+1 such that
[Gk′ , Gn+1] 6= 0. Since Gk ∈ Succ(Gi, G) ∪ {Gi}, this would imply that Gk′ ∈ Succ(Gi, G). By the
induction assumption, this means [i, k′]C 6= 0. However, we assumed that k is the largest index with these
properties, and hence this leads to k = k′, which contradicts k < k′.
2.3 Difficulties for matching quantum circuits
In this section, we give some intuition regarding possible difficulties a pattern matching algorithm for
quantum circuits must overcome. These difficulties mainly arise since we want to find all maximal matches
considering pairwise commutation of gates, and from the fact that only some quantum gates commute,
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while others do not. The following list may help the reader understand the structure of the pattern matching
algorithm given in Section 3, which handles all of these problems efficiently.
1. Maximal match requires reordering of gates. The simplest problem that appears due to commuting
gates is illustrated in Figure 8. If we just start matching the first gate of the pattern with the first gate
of the circuit, we need to assign the second qubit of the pattern with the third one of the circuit, and
hence the third gate of the pattern will not match. However, clearly the two circuits could be fully
matched by commuting the first two gates in the circuit.8
1 2 3
• •
•
(a) Pattern
2 1 3
• •
•
(b) Circuit
Figure 8: Ordering problem when matching a pattern with a circuit. The numbers above the pattern label its gates. The
numbers above the circuit which gate from the pattern should be matched with which gate from the circuit to achieve
a maximal match.
2. Greedy strategy is not optimal. It may happen that matching some gates early in the matching
process will block other gates later in the matching process. Hence, a straightforward greedy approach
is not necessarily optimal. Let us consider the following pattern and circuit depicted in Figure 9. If
we match the first two gates, the third gate will not match. Furthermore, it is not possible to commute
the matched gates next to the last gate in the circuit (which matches the third gate of the pattern) or
vice versa. However, there does exist a full match, shown in Figure 9, that does not match the second
gate in the second (even though it could) in order to be able to match more gates later on.
1 2 3• •
•
(a) Pattern
1 2 3• • • •
• •
(b) Circuit
Figure 9: Greedy matching does not always lead to a maximal match. The additional gate that would be matched in
a greedy matching process starting at the first gate is marked with a solid box. The numbers above the pattern and
circuit show the maximal match that can be found with a non-greedy strategy.
3. Disturbing gates. We consider a pattern and a circuit as given in Figure 10. The second gate in the
circuit “disturbs” the match. The maximal match is found by commuting it as far as possible to the
left or the right. In the considered case, we can match three gates (instead of two) by commuting the
second gate as far as possible to the left, i.e., leaving it where it is, instead of commuting it to the right.
Disturbing gates are difficult to handle in general, since it is a priori unclear whether one should try
to move them to the right or to the left in the circuit. If one always considers both options, the time
complexity of such an algorithm would be exponential in the number of disturbing gates.
8We recall that the target as well as the control nodes of different C-NOT gates commute. However a target node does not
commute with a control node.
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1 2 3 4
•
• •
•
(a) Pattern
2 3 4
•
• •
•
•
(b) Circuit
Figure 10: It might be unclear to which position we should move a disturbing gate (marked by a solid box in the
circuit) to find a maximal match. The numbers above the pattern label its gates. The number above the circuit refer to
the labels of the gates in the pattern that can be matched with the corresponding gate in the circuit.
3 Pattern matching algorithm
We now describe our main contribution, a pattern matching algorithm for quantum circuits. An example
of this algorithm was already given in Section 1.2 and we recommend thoroughly understanding the example
before proceeding with the pseudocode and correctness proof in this section.
3.1 Pseudocode for the matching algorithm
In this section, we describe the pseudocode of the pattern matching algorithm. We stress that the focus
of the code is readability and we do not optimize the constants of the runtime. We usually think of working
with pointers to circuit or graph objects. Hence, an object might be modified by a method call, however it is
not given back as an output. As a result, we may sometimes have to copy an object o, by calling o.copy.
The algorithm primarily works with the canonical form of quantum circuits (see Section 2.2). In the
pseudocode, we will allow to add different attributes to vertices in the graph representing the circuit, which
we access by “vertex.attribute”. In particular, we always add an attribute “label” referring to the gate index
corresponding to the vertex. Further, we useGi to access the vertex with label i in the graphG and we denote
the number of vertices in G by |G|. Note that we can store the vertices of the graph in an array at positions
according to their index to have constant time access to any vertex with known label. Storing incoming and
outgoing edges together with each vertex (as pointers to the direct successors and predecessors), we also
have constant time access to all direct successors and predecessors of any given vertex.
We first give the pseudocode for the main algorithm PatternMatch, followed by the two main sub-
routines ForwardMatch and BackwardMatch. On the relation between the pseudocode and the ex-
ample in Section 1.2 we note that the property isBlocked in the pseudocode indicates that a vertex has
been either right-blocked or left-blocked. The distinction between right-blocking and left-blocking from the
example is useful for intuition, but not necessary for the algorithm.
The algorithm PatternMatch is roughly structured as follows: we loop over all possible starting
matches of a gate in the circuit with a gate in the pattern, and over the possible qubit assignments. Then,
the algorithms ForwardMatch and BackwardMatch are used to maximally expand the match, under
the condition that the starting match must be preserved. Importantly, it is not necessary to always consider
the full pattern for matching: if the i-th gate of the pattern is matched with a gate in the circuit at the start,
it suffices to maximally expand the match for the sub-pattern (Ti, . . . , T|T |). The reason for this is that any
match that includes a gate Tj from T1, . . . , Ti−1 would already have been found in a previous round of the
loop where Tj was chosen as the starting gate. This is proven in more detail in Lemma 3.8.
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Algorithm 3 PatternMatch: Pattern matching algorithm
1: Input: (C, T )
• Circuit C with nC qubits and |C| gates
• Pattern T with nT qubits and |T | gates
2: Initialize a list W to store matches
3: GC ← CreateCanonicalForm(C) .stored in the adjacency-list format
4: GT ← CreateCanonicalForm(T )
5: Lq ← {1, 2, . . . , nC}
6: for i ∈ {1, 2, . . . , |T |} do .loop through all gate indices of T for starting a match at Ti
7: for r ∈ {k ∈ {1, . . . , |C|} : Ck ∼= Ti} do .loop through the indices of gates in C with Cr ∼= Ti
8: Lactionq ← {s ∈ Lq : the gate Cr is acting non trivially on the qubit with label s}
9: for Lselq ∈ {L ∈
(
Lq
nT
)
: Lactionq ⊂ L} do .loop through all possible choices of qubits
10: Lselq ← Sort the qubits in Lselq in increasing order according to their labels (store as list)
11: for p ∈ SnT do .loop through all possible qubit orderings
12: T˜ ← Label the qubits in T with the labels in Lselq using the mapping t 7→ (Lselq )p(t)
13: if Cr = T˜i then .Check if the qubit permutation is such that Cr matches T˜i
14: # Find the maximal matches of the partial pattern (T˜i, . . . , T˜ ˜|T |) in the circuit C
15: # under the restriction that T˜i is matched with Cr
16: # We match the maximal part in forward direction of T˜i:
17: M forward ← ForwardMatch(C,GC , T˜ , GT , Lselq , r, i) .Attributs are added to GC
18: # Expand forward match to maximal ones with partial pattern (T˜i, . . . , T˜|T˜ |) :
19: L′ ← BackwardMatch(C,GC , T˜ , GT , Lselq , r, i,M forward)
20: Add the matches in L′ to the list of matches W
21: end if
22: end for
23: end for
24: end for
25: end for
26: Output: the list W of matches
Note that the elements M in the output W in Algorithm 3 are sets containing index pairs (i, j) of
matched gates, i.e., if the match M contains (i, j), the gate Ti from the pattern was matched with the gate
Cj from the circuit. The qubit mapping can then be recovered from the matched gates.
Remark 3.1. The output of PatternMatch indicates how to match the gates of the pattern with the gates
in the circuit. However, the information of how to commute the gates in the circuit to move the matched
gates next to each other is not contained for simplicity. This information can be restored efficiently by
commuting the gates in between the matched gates to the left or to the right of the match.
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Algorithm 4 ForwardMatch: Find maximal match in forward direction
1: Input: (C,GC , T,GT , Lselq , r, i)
• Circuit C with canonical form GC
• Pattern T with canonical form GT
• Ordered list Lselq of qubit labels in C (with the first qubit in L
sel
q matched with the first pattern
qubit, etc.)
• Gate indices r in C and i in T (where we start matching, i.e., the first match is Cr = Ti)
2: # Initialization:
3: Initialize a set M ← {(i, r)} to store matched gate indices
4: For all vertices in GC , initialize attributes
• SuccessorsToVisit ← (), except set GCr .SuccessorsToVisit ←
(
list containing
DirectSucc(GCr , G
C), in ascending order of label
)
.9
• matchedWith← null, except set GCr .matchedWith ← GTi .
• isBlocked ← false .
5: Initialize a list MatchedVertexList and add GCr as a first element. The list is ordered in ascending order
according to the label of the first element of SuccessorsToVisit of each vertex, i.e., GCi precedes G
C
j if
the label of the first element in GCi .SuccessorsToVisit is smaller than the label of the first element in
GCj .SuccessorsToVisit.
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6: # Forward matching proccess:
7: while MatchedVertexList is not empty do
8: v0 ← MatchedVertexList.get(1) .matched vertex as a root for further matching
9: if v0.SuccessorsToVisit is empty then
10: GoTo “EndOfWhileLoop”
11: end if
12: v ← v0.SuccessorsToVisit .get(1); s← v.label .vertex to consider for matching
13: MatchedVertexList.Insert(v0) .put vertex back with modified SuccessorsToVisit
14: if v.isBlocked or v.matchedWith 6= null then .vertex already blocked or matched
15: GoTo “EndOfWhileLoop”
16: end if
17: # We now try to add the vertex v to the match M .
18: CandidateIndices ← FindForwardCandidates(GT , v0.matchedWith,M)
19: if There exist a j ∈ CandidateIndices with Cs = Tj then .we found a match with v
20: j ← Choose the minimal j ∈ CandidateIndices with Cs = Tj
21: v.matchedWith ← GTj ; Add (j, s) to M
22: v.SuccessorsToVisit ← {w ∈ DirectSucc(v,GC) : w.isBlocked = false;w.matchedWith =
null} sorted in ascending order of label
23: MatchedVertexList.Insert(v)
24: else .no match with v was found
25: Set the attribute isBlocked equal to true for the vertex v and all of its successors
26: end if
27: Label “EndOfWhileLoop”
28: end while
29: Output: M
18
Algorithm 5 BackwardMatch: Find maximal expansions of the forward match in backward direction
1: Input: (C,GC , T,GT , Lselq , r, i,M
forward)
• Circuit C with canonical form GC with attributes “matchedWith” and “isBlocked” (which, in the
context of the algorithm PatternMatch, have been assigned by ForwardMatch)
• Pattern T with canonical form GT
• List Lselq of nT qubit labels we are matching on
• Gate indices r in C and i in T (where we start matching)
• Set of matched index pairs M forward
2: # Initialization:
3: W ← () .List to store matchings
4: Initialize an attribute “isBlocked=false” and “matchedWith=null” for all vertices in GT
5: Update the attribute matchedWith of GT according to the matched index pairs listed in M forward
6: Set “isBlocked=true” for all successors of GTi
7: GateIndices ← {l ∈ {1, 2, . . . |GC |} : GCl .isBlocked = false and GCl .matchedWith = null}
8: GateIndices ← Order GateIndices in decreasing order (and store as list)
9: counter ← 1 .used to loop through GateIndices
10: numberOfGatesLeftToMatch ← |T | − (i− 1)− |M forward| .number of remaining unmatched gates
in the sub-pattern (Ti, . . . , T|T |)
11: # Initialize a stack to save all matching scenarios that should be considered for expansion:
12: Initialize a stack11 MatchingScenarios and call MatchingScenarios.Push(GC , GT ,M forward, counter)
13: # Start the matching process:
14: while MatchingScenarios is not empty do
15: (GC , GT ,M, counter)← MatchingScenarios.Pop .consider top matching scenario in stack
16: s← (GateIndices)counter .consider gate Cs for matching
17: v ← GCs
18: # Trivial cases
19: Mbackward ←M \M forward .matches added during backward match so far
20: if counter = |GateIndices| or |Mbackward| = numberOfGatesLeftToMatch then
21: Add M to W
22: GoTo “EndOfWhileLoop”
23: end if
24: if v.isBlocked then
25: #Blocked gates are skipped by simply incrementing counter
26: MatchingScenarios.Push(GC , GT ,M, counter + 1)
27: GoTo “EndOfWhileLoop”
28: end if
9The method SuccessorsToVisit.Get(i) returns the ith vertex from SuccessorsToVisit and removes it from the list.
10The method MatchedVertexList.Get(i) returns the ith vertex from MatchedVertexList and removes it from the list. The method
MatchedVertexList.Insert(v) adds a vertex v at the correct position according to the ordering of MatchedVertexList described in
the algorithm.
11The method MatchingScenarios.Pop returns the top element of the stack MatchingScenarios and removes it from the stack.
The method MatchingScenarios.Push(v) adds a vertex v at the top of the stack.
12Fixed matches are the starting match and matches added in previous rounds of the BackwardMatch algorithm. We do not
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29: # Try to match the gate Cs corresponding to vertex v:
30: CandidateIndices← FindBackwardCandidates(GT , i)
31: if Cs ∈ {Tj : j ∈ CandidateIndices} then
32: # There exists at least one match with the gate Cs
33: I ← {k ∈ CandidateIndices : Tk = Cs}
34: # Remove candidates leading to equivalent matches
35: Successively remove index i from I for which there exists j ∈ I with [i, j]T = 0
36: # Option 1.1: we match gate Cs and add the result to the stack MatchingScenarios
37: for j ∈ I .loop over all possible inequivalent matches for Cs do
38: G˜C ← GC .copy, G˜T ← GT .copy and M˜ ←M.copy
39: Block all successors of G˜Tj in G˜
T that were not already matched
40: Block all successors of all the blocked vertices in G˜T
41: Set matchedWith=null for the blocked vertices in G˜T and update M˜ accordingly
42: if (i, r) ∈ M˜ and Mbackward ⊂ M˜ then .Check if we block “fixed” matches12
43: M˜ ← M˜ ∪ {(j, s)}
44: v˜ ← G˜Cs
45: v˜.matchedWith ← G˜Tj .Updates attribute of vertex v˜ in graph G˜C
46: MatchingScenarios.Push(G˜C , G˜T , M˜ , counter + 1)
47: end if
48: end for
49: # Option 1.2: we block the vertex v corresponding to gate Cs
50: v.isBlocked ← true
51: followingMatches ← {w ∈ Succ(v,GC) : w.matchedWith 6= null}
52: # Option 1.2a: right-block or left-block without interfering with previously matched gates.
53: if Pred(v,GC) = ∅ or followingMatches = ∅ then
54: MatchingScenarios.Push(GC , GT ,M, counter + 1)
55: else .blocking requires unmatching some of the previously matched gates
56: # Option 1.2b: we right-block the vertex v corresponding to gate Cs
57: GˆC ← GC .copy, GˆT ← GT .copy and Mˆ ←M.copy
58: vˆ ← GˆCs
59: vˆ.isBlocked ← true
60: Block all successors of vˆ and set their attribute matchedWith=null
61: Update Mˆ if matched gates were blocked in line 60
62: if (i, r) ∈ Mˆ and Mbackward ⊂ Mˆ then .Check if we blocked “fixed” matches.12
63: MatchingScenarios.Push(GˆC , GˆT , Mˆ , counter + 1)
64: end if
need to consider scenarios that “unmatch” gates matched during previous rounds of BackwardMatch because these are already
considered as separate scenarios on the stack (see the proof of Lemma A.4). To improve the runtime, we could in addition check if
the length of the match M˜ plus the number of gates in the pattern that could possibly be matched in the further backwards matching
process, is smaller than the length of the initial forward match M forward. If this is the case, we could ignore this matching scenario
because it can not lead to a match that is at least as long as the forward match, and hence not to a maximal match.
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65: # Option 1.2c: we left-block the vertex v corresponding to gate Cs. This option is only
66: # viable if matching Cs or blocking it without blocking previously matched gates (line 53)
67: # is impossible.
68: if every option in I considered in line 37 required blocking of gates in line 41 then
69: Block all predecessors of the vertex v
70: MatchingScenarios.Push(GC , GT ,M, counter + 1)
71: end if
72: end if
73: else
74: # Option 2.1: We only block (and cannot match)
75: # There is no gate in the pattern that matches the gate Cs. Hence, we block v.
76: # The options we consider are similar to the ones above where we also blocked v.
77: v.isBlocked ← true
78: followingMatches ← {w ∈ Succ(v,GC) : w.matchedWith 6= null}
79: #Option 2.1a
80: if Pred(v,GC) = ∅ or followingMatches = ∅ then
81: # We can right-block or left-block without interfering with previously matched gates.
82: MatchingScenarios.Push(GC , GT ,M, counter + 1)
83: else
84: # The gate Cs corresponding to v might disturb the expansion of the match.
85: # We can either right-block or left-block v.
86: # Option 2.1b: right-block v
87: G˜C ← GC .copy, G˜T ← GT .copy and M˜ ←M.copy
88: v˜ ← G˜Cs
89: Block all successors of the vertex v˜ and and set their attribute matchedWith=null
90: Update M˜ if matched gates were blocked in line 89
91: if (i, r) ∈ M˜ and Mbackward ⊂ M˜ then .Check if we block “fixed” matches12
92: MatchingScenarios.Push(G˜C , G˜T , M˜ , counter + 1)
93: end if
94: # Option 2.1c: left-block v
95: Block all predecessors of the vertex v
96: MatchingScenarios.Push(GC , GT ,M, counter + 1)
97: end if
98: end if
99: Label “EndOfWhileLoop”
100: end while
101: maxLength ← max{|M | :M ∈W}
102: Remove all the matches in W that have smaller length than maxLength
103: Output: W
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Algorithm 6 FindForwardCandidates: Finds the indices of the gates that might match next for for-
ward matching
1: Input: (G, v, M )
• Canonical form G
• Vertex v in G
• Set of matched gate indices M , where the first index corresponds to the labels in G
2: Match← {i : i ∈ {1, ..., |G|} such that there exists a j with (i, j) ∈M}
3: Block ← {}
4: for l ∈Match \ v.label do
5: for v′ ∈ DirectSucc(l, G) \Match do
6: Add labels of Succ(v′, G) to Block .Exclude candidates leading to unconnected matches
7: end for
8: end for
9: CandidatesIndices ← (DirectSucc(v,G) \ Match) \ Block
10: Output: CandidatesIndices
Algorithm 7 FindBackwardCandidates: Finds the indices of the gates that might match next for
backward matching
1: Input: (G, i)
• Canonical form G
• Start index i
2: S ← {l ∈ {i+ 1, . . . , |T |} : Gl is not a successor of Gi and Gl.matchedWith 6= null}
3: CandidateIndices← {l ∈ S : Gl.isBlocked = false}
4: Output: CandidateIndices
3.2 Correctness of the algorithm
In this section we formally prove the correctness of PatternMatch (Algorithm 3), i.e., that for any
circuit C and any pattern T the algorithm finds all maximal matches. Let us first formally define what we
consider to be a “pattern match” and when it is called maximal.
Definition 3.2 (Connected part of a circuit). We say that E = (E1, . . . , E|E|) is a connected part of a circuit
C = (C1, . . . , C|C|) if, by commuting gates pairwise with each other, one can bring the circuit to the form
C ' (D,E, F ), where the circuits D and F consist of all the gates of the circuit C except the ones listed in
E.
In terms of the canonical form, a part E of a circuit C is connected if, and only if, for all the vertices
corresponding to the gates in E in the canonical form of C we have the following property: if two vertices
are connected by a path, then all the vertices that lie on the path have also to correspond to gates in E.
Whether or not a circuit is connected is not related to whether its canonical graph is connected (in the usual
sense of connectedness for graphs).
Definition 3.3 (Equivalence of circuits up to qubit relabeling). A circuit C is equivalent to a circuit E up
to qubit relabeling if, and only if, there exists a bijective mapping from the qubit labels in circuit C to the
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ones in circuit E, such that for the resulting circuit C ′ (that one gets by relabeling the qubits in circuit C)
we have that C ′ = E (i.e., C ′i = Ei for all i ∈ {1, 2, . . . , |C| = |E|}).
Definition 3.4 (Pattern match). We say that a pattern T has a match of length m in a circuit C if there exists
a connected part ET of T of length |ET | = m that is equal up to qubit relabeling to a connected part EC of
C. We refer to such a matchM by a set of tuples of gate indices, where a tuple (i, j) means that we matched
the gate Ti with the gate Cj .
Definition 3.5 (Maximal pattern match). We say that a match M is maximal if there are no matches M˜ in
the circuit such that
• |M˜ | > |M |, and
• M ∩ M˜ 6= ∅, i.e., M and M˜ have at least one element of matched gate indices (i, j) in common.
Intuitively, a maximal match is one that cannot be extended further (but another larger disjoint match might
exist nonetheless).
Definition 3.6 (Equivalence of sub-circuits). Let us consider a circuit C and two subset of gate indices
A,B ⊂ {1, . . . , |C|} with |A| = |B|. We say that the subsets A and B describe equivalent sub-circuits of
C if, and only if, there exists a bijective mapping f : A 7→ B, such that for all i ∈ A we have
• Ci = Cf(i) and
• the gates in the circuit C can be commuted, such that in the resulting circuit we have the gate with
index f(i) at the positions i.
In other words, two sub-circuits are equivalent if one can swap commuting gates to replace the gates
from one sub-circuit with the same gates from the other sub-circuit.
Definition 3.7 (Equivalence of pattern matches). For a match Q, let us denote the set of matched indices in
the pattern byQT := {i : (i, j) ∈ Q for some j ∈ {1, . . . , |Q|}} and the set of matched indices in the circuit
by QC := {j : (i, j) ∈ Q for some i ∈ {1, . . . , |Q|}}. We say that two matches M and M˜ are equivalent if,
and only if,
• MT and M˜T describe equivalent subcircuits of the pattern T and
• MC and M˜C describe equivalent subcircuits of the circuit C.
We are now ready to state and prove the formal statement ensuring the correctness of PatternMatch.
This ensures that Algorithm 3 always succeeds, i.e., there are no situations where the algorithm does not
deliver the desired output.
Theorem 3.8 (Correctness of PatternMatch). Given a circuit C and a pattern T . Then Algorithm 3
finds all maximal pattern matches (up to equivalent matches) of T in C.
We note that not all the matches given as an output of Algorithm 3 might be maximal and there may
be equivalent matches in the output. We ignored this for simplicity of the pseudocode and since for certain
applications, it might be more efficient to work with this output instead of removing the non-maximal and
equivalent matches from it. The proof of Theorem 3.8 is given in Section A.
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3.3 Complexity of the algorithm
In the previous section we have shown that Algorithm 3 is correct in the sense that it always finds all the
maximal matches for any given pattern and any given circuit. Thus what remains to be understood is how
efficiently Algorithm 3 finds these matches. This is settled by the following theorem.
Theorem 3.9 (Complexity of PatternMatch). The worst-case time complexity of Algorithm 3 for a
circuit C and a pattern T is
O
(
|C||T |+3|T ||T |+4 nC !(nC−(nT−1))!
)
.
We note that the running time stated in Theorem 3.9 may be simplified as
O
(
|C||T |+3|T ||T |+4 nC !
(nC − (nT − 1))!
)
≤ O
(
|C||T |+3|T ||T |+4 nnT−1C
)
. (2)
From this we see immediately that Algorithm 3 is efficient (i.e., polynomial) in |C| and |nC | and inefficient
(i.e., exponential) in |T | and |nT |.
To prove the assertion of Theorem 3.9 we first need to understand the running time of the two subroutines
ForwardMatch and BackwardMatch. This is done in the following lemmas, where we assume that
|T | ≤ |C|. Furthermore, we assume that we can check if two gates commute in constant time. For a fixed
(finite) gate set, one possibility to achieve this is by storing the commutation relations between all the gates
in a table. Since we will account time complexity O(|D|3) to create the canonical form of a circuit D in
line 3 and line 4 in Algorithm 3, we can assume constant time access to an ordered list of successors or
predecessors of all vertices in the canonical form (see Remark 2.1).
Lemma 3.10 (Complexity of ForwardMatch). The worst-case time complexity of Algorithm 4 for a cir-
cuit C and a pattern T is O(|T |2|C|2), under the assumption that we have constant time access to an
ordered list of all successors for any vertex in the canonical forms GC and GT of the circuit C and the
pattern T , respectively.
Proof. The while-loop runs at most |T ||C| times, since there are at most |T | vertices that can be matched and
added to MatchedVertexList and for each vertex, there are at most |C| successors to visit. The computation-
ally most expensive parts of the algorithm are (i) the insertion of the vertex v0 into the list MatchedVertexList
in line 13; (ii) finding the candidates for further matches by running FindForwardCandidates in line 18; and
(iii) the code in the if-condition starting in line 19.
The insertion in (i) has worst-case time complexity O(log |T |) (since the attribute SuccessorsToVisit is
an ordered list) and can occur at most |T ||C| times in the while-loop, hence it adds a termO(|T ||C| log |T |)
to the complexity of the complete algorithm.
Finding the candidates in (ii) has worst-case time complexityO(|T |2), since we have two loops that each
run at most |T | times and we have at most |T | successors to consider (and we have constant time access to
a list that contains all the successors). Since FindForwardCandidates is called at most once per run of the
while-loop, it adds a complexity of O(|T |3|C|) to the complete algorithm.
Let us now analyze the complexity of (iii) by considering the two cases of the if-condition in line 19
in Algorithm 4 separately. In the case where we found a match (see line 19), the most expensive part is to
create the list appearing in line 22 that contains at most |C| direct successors that we have left to visit from
the point of view of the vertex v. Since we have constant time access to an ordered list of all successors, we
also have constant time access to an ordered list of all direct successors (since they must appear in the first
part of the ordered list of all successors). Hence, the complexity of creating the list is O(|C|). Since the
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case where we found a match can occur at most |T | times, the complexity added by this case to the complete
algorithm is O(|T ||C|). In the case where we cannot match (see line 24), we have to block the vertex v and
all of its successors. Since we assume constant time access to a list containing all successors of v, this can
be done in time O(|C|). The case where we cannot match can occur at most as many times as we have to
run the while-loop. Hence, the complexity added by this case to the complete algorithm is O(|T ||C|2).
We conclude that the worst-case complexity of ForwardMatch is given byO(|T ||C| log |T |+|T |3|C|+
|T ||C|+ |T ||C|2) ≤ O(|T |2|C|2), where we assumed |T | ≤ |C|.
Lemma 3.11 (Complexity of BackwardMatch). The worst-case time complexity of Algorithm 5 for a
circuit C and a pattern T is O (|T ||T |+3|C||T |+2), under the assumption that we have constant time access
to an ordered list of all successors and predecessors for any vertex in the canonical forms GC and GT of
the circuit C and pattern, respectively.
Proof. To estimate the complexity of Algorithm 5, we first need to upper-bound the number of times the
while-loop in line 14 is executed, i.e., how many different matching scenarios are added to the stack Match-
ingScenarios. It is easiest to visualize the matching scenarios as a tree: when a particular matching scenario,
i.e., a vertex v in this tree, is considered in line 14, then a number of options (e.g. matching with different
gates, left-blocking, right-blocking) are considered and potentially added to the stack MatchingScenarios.
These form the children of the vertex v in the tree of options. It is easy to see that every vertex in this tree is
only ever considered once in the while-loop, so it suffices to upper-bound the number of vertices in this tree.
Each vertex in the tree can be specified by the tuple (s1, . . . , sn) of options that were taken to arrive at
this vertex. Hence, to count the number of vertices, we can count the number of such tuples. The maximum
length of such a tuple is |C|, since for each vertex in the option tree, its children had the variable counter
incremented by 1, and counter cannot exceed |C| by line 20 in Algorithm 5. For each si, we distinguish
two types: the trivial type, where we block the gate under consideration without blocking any gates matched
during ForwardMatch (options 1.2a, 2.1a or options 1.2c, 2.1c in Algorithm 5); and the non-trivial type,
where we either match the gate, or block it and also need to block successors that were matched during
ForwardMatch (options 1.1, 1.2b or 2.1b in Algorithm 5).13
We now argue that any tuple (s1, . . . , sn) can contain at most |T | non-trivial si. For this, recall that if
we match a gate during BackwardMatch, then this match is fixed and cannot be blocked subsequently.
On the other hand, if we block a vertex (and its successors) that was matched during ForwardMatch, then
this vertex will never be matched again because BackwardMatch does not consider gates in the forward
direction for matching. Since there are |T | possible gates to match, we can match a gate or permanently
block a previously matched gate at most |T | times. Hence, there can be at most |T | non-trivial si.
With this, we can count the number of possible tuples (s1, . . . , sn). Consider a fixed n and a fixed
number k of non-trivial si. We have
(
n
k
)
ways of placing the non-trivial si in the tuple (s1, . . . , sn). For each
of the k non-trivial si, there are |T |+1 possible scenarios that can be added to the stack MatchingScenarios:
we could match with at most |T | different gates (option 1.1), or we could right-block (one of the mutually
exclusive options 1.2b and 2.1b). Having fixed choices for the non-trivial si, there is no further freedom in
choosing the trivial si. This is because for trivial si, in the case where something can be matched (option
1), Algorithm 5 always chooses option 1.2a (in Algorithm 5) or, if 1.2a cannot be chosen, option 1.2c.
Analogously, if nothing can be matched (option 2), Algorithm 5 always chooses option 2.1a (in Algorithm 5)
or, if 2.1a cannot be chosen, option 2.1c. Hence, for a fixed choice of circuit, pattern, n, and k, the non-trivial
si uniquely determine the trivial ones.
13Note that line 62 ensures that we do not consider options where we would block gates that were previously matched during
BackwardMatch.
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The above reasoning means that for fixed n, k, there are(
n
k
)
(|T |+ 1)k (3)
possible tuples (s1, . . . , sn). Summing over the possible values of n and k, we obtain the total number of
vertices in the option tree (with
(
n
k
)
= 0 for k > n):
|C|∑
n=1
|T |∑
k=1
(
n
k
)
(|T |+ 1)k ≤ (|T |+ 1)|T ||C|
|T |∑
k=1
(|C|
k
)
≤ (|T |+ 1)|T ||C||T ||C||T | = O
(
(|T ||C|)|T |+1
)
.
The complexity of a single round of the while-loop is at most O (|T |2 + |C|), where the leading con-
tributions come from the removal of equivalent matches in line 3514 and the blocking of successors in the
graph GC in line 60. Therefore, the worst-case complexity of BackwardMatch is (somewhat loosely)
upper-bounded by
O
(
|T ||T |+3|C||T |+2
)
. (4)
Proof of Theorem 3.9. The assertion of Theorem 3.9 now follows from Lemma 3.10 and Lemma 3.11 and
inspection of the loop structure in PatternMatch.
4 Heuristics
In this section, we provide a more detailed description of the heuristics mentioned in Section 1.3. These
heuristics allow us to further speed up our algorithm, but using them might lead the algorithm to miss some
maximal matches. Depending on the size of the quantum circuit and the amount of classical computation
time available to optimize it, one may choose to either use the exact algorithm, or to use the heuristics by
setting “quality parameters” (controlling the tradeoff between faster runtimes and less missed matches) to
the desired values.
Heuristics for the choice of the qubits. In the exact algorithm PatternMatch, we loop over all pos-
sible assignments of pattern qubits to circuit qubits. If we were able to choose, for a given starting gate,
the correct qubits Lselq (out of the nC circuit qubits) that lead to a maximal match, we would save a lot of
runtime. A simple heuristic is to consider F additional gates around the starting gate. If the number of suc-
cessors (in the canonical graph) of the starting gates is more than half of the pattern size, then we consider
the gates corresponding to the first F successors and add the qubits these gates act on to Lselq . Otherwise,
we pick the F gates with the largest label that are not successors of the starting gate and use these to add
qubits to Lselq accordingly. If the maximal match indeed contains all the qubits the F explored gates act on,
we will still find the maximal match; if the maximal match leaves some of these qubits out, we will miss it.
For large enough F , such heuristics essentially reduce the term nnT−1C in the worst case complexity given
in Eq. (1) to a constant. The pseudocode for this heuristic is given in Algorithm 8 and based on the two
14To see why this requires time |T |2, note that we can first sort the list I . Then to check [i, j]T = 0 for fixed i and all j ∈ I , we
only need to compare the sorted list of successors of the vertex with label i with the sorted list I , which requires time linear in the
length of the lists (i.e., at most O(|T |)). Doing this for all i, we get a total complexity of O(|T |2).
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subroutines Algorithm 9 and Algorithm 10. We define the method Qubits(v), that takes a vertex v of a
canonical form as input and returns the qubit labels that the gate corresponding to v acts on. The output of
the Algorithm 8 may fix less qubits than the number of qubits nT contained in the pattern. In this case, we
still loop over all possible choices for the remaining qubits in PatternMatch. Finally, we loop trough all
possible permutations of the qubits.
Heuristics for BackwardMatch. Another major contribution to the runtime of our algorithm comes
from having to consider all possibilities in the tree of matching scenarios. We can use the following heuris-
tic to reduce the number of branches that we consider: we evolve all matching scenarios for L steps, and
then prune the tree by choosing only the S branches that have matched the most gates so far for further con-
sideration. This process is repeated until the algorithm terminates. Such a heuristic reduces the worst-case
complexity of BackwardMatch fromO (|T ||T |+3|C||T |+2) toO (|C|2) for constant L and S. This proce-
dure can be easily integrated into Algorithm 5, and we omit the (rather lengthy) pseudocode for readability.
The quality parameters controlling the tradeoff between runtime and output quality are F for the qubit
assignment heuristic, and L, S for the heuristic to speed up BackwardMatch.
Algorithm 8 HeuristicsQubits: Constrain the qubits configurations to explore
1: Input: (GC , GT , nT , r, i, L)
• Canonical form GC of the circuit
• Canonical form GT of the pattern
• Total number of qubits nT in the pattern
• Gate indices r in C and i in T (where we start matching, i.e., the first match is GCr = G
T
i )
• Length L to explore
2: if |Succ(GTi , GT )| ≥ 12 (|T | − i+ 1) then
3: Lheurq ← ExploreCircuitForward(GC , GT , nT , r, L, j)
4: else
5: Lheurq ← ExploreCircuitBackward(GC , GT , nT , r, L, j)
6: end if
7: Ouput: Lheurq
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Algorithm 9 ExploreCircuitForward: Constrain the qubits configurations by exploring in forward
direction
1: Input: (GC , nT , r, L)
• Canonical form GC for the circuit
• Total number of qubits nT in the pattern
• Start label r in the circuit
• Length L to explore
2: j=1
3: Lforwq = Qubits(G
C
r )
4: I = List of labels of vertices in Succ(GCr , G
C) ordered in increasing order
5: while |Lforwq ∪ Qubits(GCIj )| ≤ nT and j ≤ L and j ≤ |I| do
6: Lforwq ← Lforwq ∪ Qubits(GCIj )
7: j = j + 1
8: end while
9: Output: Lforwq
Algorithm 10 ExploreCircuitBackward: Constrain the qubits configurations by exploring in back-
wards direction
1: Input: (GC , nT , r, L)
• Canonical form GC for the circuit
• Total number of qubits nT in the pattern
• Start label r in the circuit
• Length L to explore
2: j=1
3: Lbackq = Qubits(G
C
r )
4: I = List of labels of vertices in {GC|C|, . . . , GC1 } \ Succ(GCr , GC) ordered in decreasing order
5: while |Lbackq ∪ Qubits(GCIj )| ≤ nT and j ≤ L and j ≤ |I| do
6: Lbackq ← Lbackq ∪ Qubits(GCIj )
7: j = j + 1
8: end while
9: Output: Lbackq
5 Numerical analysis
In this section, we investigate the numerical scaling of our algorithm in more detail. All numerical
experiments were implemented in Python and run on an Intel Core i7-9700K (3.60 GHz) processor with
2x16GB DDR4 RAM (on Ubuntu). The numerical performance could be improved by implementing the
algorithm in a different program language such as C++, and by parallelizing it, which is straightforward since
many of the loops in our algorithm can be performed in parallel. For example, one could easily try all qubit
28
Figure 11: We analyse the runtime of Algorithm 1 that creates the canonical form of a circuit together with an ordered
list of all successors and predecessors for each vertex (see Remark 2.1). For each gate count |C|, we run Algorithm 1
on 15 random circuits and calculate the mean and standard deviation of the runtimes, plotted in the figure. We use the
same random circuits as for Figure 7b consisting of X, C-NOT and Toffoli gates chosen uniformly at random.
assignments in parallel, rather than in sequence as in our implementation. We leave a high-performance
implementation for practical applications as future work.
5.1 Scaling for creating the canonical form
Our work makes extensive use of the canonical form of quantum circuits, explained in Section 1.2 and
introduced in [RDH14]. The creation of the canonical form can be separated from our main algorithm in
practice (because e.g. the canonical form could be created once, stored, and used many times). Therefore,
the numerical scaling results in the following sections assume that the canonical form is given as an input.
In this section, we numerically investigate how much time it takes to actually create the canonical form
itself. While the worst-case time complexity to create the canonical form of a circuit C using Algorithm 1
is O(|C|3) (if we also store an ordered list containing all successors and predecessors for each vertex), our
numerics suggests that the practical scaling for random circuits is close to linear (see Figure 11) and does
not make a dominant contribution to the total runtime of our algorithm.
5.2 Scaling with the number of gates in the circuit
The scaling of our algorithm PatternMatch in the number of gates |C| in the circuit was already
discussed in Section 1.4 for the pattern given in Figure 7a. Here, we give a second example, with a dif-
ferent pattern shown in Figure 12a. Since only the last C-NOT gate commutes with the other gates in this
pattern, we expect that the subroutine ForwardMatch will be able to match most gates and leave little
work to do for the less efficient subroutine BackwardMatch. Indeed, we find that using heuristics for
the BackwardMatch (Section 4) has essentially no effect on the runtime. The runtimes for running
PatternMatch without heuristics and with heuristics for the qubit choice with F = 1 are shown in Fig-
ure 12b. The runtimes are lower than the ones shown in Figure 7b, mainly since ForwardMatch is more
efficient than BackwardMatch. Further, the loss of matches due to the heuristic to choose the qubits is
lower than for the pattern given in Figure 7a, since for the given pattern, guessing which qubits to choose is
easier due to the fact that nearly no gates commute.
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(a) Pattern (b) Runtimes dependent on circuit size |C|
Figure 12: The figure shows the runtimes of PatternMatch for finding maximal matches of the pattern 12a (nT =
3, |T | = 5) in randomly generated circuits with |C| ∈ [10, 250] gates on nC = 6 qubits consisting of X, C-NOT and
Toffoli gates. For each gate count, 15 random quantum circuits are generated, and the mean and the standard deviation
are plotted. A polynomial fit of the means yields 6.8 · 10−5(|C|2+18.38|C| − 130). If we include a cubic term in the
fit, the ratio of the cubic to the quadratic coefficient is 1/4300, so the cubic term can be safely dropped. Further, we
run our algorithm with heuristics for the qubit choice, which leads to lower runtimes (but similar scaling) and causes
the algorithm to miss ∼26% of matches longer than half the pattern.
5.3 Scaling with the number of qubits in the circuit
The worst-case time complexity given in Eq. (1) scales with the number of qubits as nnT−1C , where nC
and nT are the number of qubits in the circuit and the pattern, respectively. This term arises due to the fact
that the algorithm PatternMatch loops trough all possible assignments of qubits in the pattern to qubits
in the circuit. The “− 1′′ arises due to the fact that at least one qubit is fixed by matching the starting gate.
More generally, we have a worst-case time complexity of nnT−qC , where q denotes the minimal number of
qubits that are fixed by the starting match. Since the algorithm PatternMatch always loops trough all
these assignments, we expect to see the worst-case complexity also in the practical implementation of the
algorithm. For example, for the pattern given in Figure 13a , we have nT = 4 and since there are starting
matches with single-qubit gates, we have q = 1. Hence we expect cubic scaling in the number of qubits,
which is indeed the case in Figure 13b.
We also investigate the effect of the heuristics for choosing the qubit assignment with different explo-
ration lengths F = 1, 2, 3 (Section 4). As shown in Figure 13b, the runtime improves for F = 1 and F = 2,
but F = 3 brings hardly any further speedup. This is due to the structure of the pattern: for each starting
match, there are at most two gates to explore in the forward as well as in the backward direction. Since
matches are particularly useful if more than half of the pattern is matched (since such matches can be used
to reduce the gate count with pattern matching if the pattern implements the identity), we consider only the
number of missed matches that would have been at least |T |/2 long. For the pattern given in Figure 13a,
we find that for F = 1, the mean proportion of missed matches is around 45%, and for F > 1 around 72%.
For example, for F = 1 and nC = 25, there is a 90% decrease for the runtime, and an average of 45%
of matches are missed. This means that we still find 55% of the matches (longer than half the size of the
pattern) within 10% of the runtime, which might be a good tradeoff for larger-scale applications.
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(a) Pattern (b) Scaling with the number of qubits nC
Figure 13: The figure shows the time scatter plots for running the pattern matching algorithm with the pattern shown in
(a) on random circuits with |C| = 50 gates (X, C-NOT and Toffoli gate chosen uniformly at random) with increasing
number of qubits nC in the circuit (for a fixed number of gates, i.e., the circuit becomes wider and shallower). We run
the algorithm for 7 random circuits for each choice of nC . Further, the results for different choices of the parameter
F = 1, 2, 3 for the heuristics to choose the qubits (see Section 4) are shown. For F = 1 the mean proportion of missed
matches larger than half the pattern size is around 45% and for F > 1 roughly constant around 72%. Fitting a cubic
polynomial to the mean values of the runtimes without heuristics yields 2.56 ·10−2 (n3C + 2.8n2C − 59nC + 146). In-
cluding a degree-4 term, we find that the factor between the quartic and the cubic coefficient is around 166, suggesting
that the scaling in the number of qubits is approximately cubic. T his is expected from the worst-case time complexity
nnT−1c , since we have nT = 4 here.
5.4 Circuit optimization
Pattern matching is a useful tool for different optimization techniques for quantum circuits. In this
section, we demonstrate two such techniques: template matching and peephole optimization. There are
other useful applications for pattern matching: for example, we could search for a pattern that appears often
in a larger circuit, optimize the pattern for a specific hardware architecture with brute-force methods, and
replace the found instances of the pattern with the optimized version.
5.4.1 Template matching
Template matching is explained in Section 1.1. The results of applying it for the optimization of random
circuits are shown in Table 1. Here we apply template matching to benchmark circuits that represent relevant
computations for quantum algorithms and that have already been heavily optimized using state-of-the-art
techniques [NRS+18]. The results are summarized in Table 2 and show that we can further optimize some of
these circuits with the application of a single simple template shown in Figure 14. This shows the potential
that using an exact pattern matching algorithm that finds all matches of a pattern has for optimizing quantum
circuits beyond previous state-of-the-art methods.
qubit 1 : • • •
qubit 2 : • •
qubit 3 :
Figure 14: Template T that is used to optimize the benchmark circuits optimized in [NRS+18]. We use this template
because it is especially suited to reduce the C-NOT count in a circuit, which is important because the C-NOT gate is
usually more challenging to implement experimentally than single-qubit gates. Further, the benchmark circuits were
not already optimized with this template.
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Before template matching [NRS+18] After template matching
Circuit name # gates in circuit |C| # C-NOT # qubits nC # gates in circuit |C| # C-NOT time (s)
Mod54 51 28 5 49 26 0.41
VBE-Adder3 89 50 10 84 45 3.26
CSLA-MUX3 155 70 15 153 68 17.45
QCLA-Com7 284 132 24 280 128 71.30
QCLA-Mod7 624 292 26 614 282 341.43
QCLA-Adder10 399 183 36 393 177 269.30
Adder8 606 291 24 598 285 384.22
GF(24)-Mult 187 99 12 183 95 18.88
GF(25)-Mult 296 154 15 289 147 55.83
GF(26)-Mult 403 221 18 392 210 124.52
GF(27)-Mult 555 300 21 539 284 282.95
GF(28)-Mult 712 405 24 687 380 508.21
GF(29)-Mult 891 494 27 862 465 930.93
GF(210)-Mult 1070 609 29 1033 572 1487.34
GF(216)-Mult 2707 1581 48 2588 1462 3147
CSUM-MUX9 266 140 30 266 140 85.22
RC-Adder6 140 71 14 140 71 7.65
Mod-Red21 180 77 11 180 77 7.11
Mod-Mult55 91 40 9 91 40 2.41
Toff-Barenco3 40 18 5 40 18 0.19
Toff-NC3 35 14 5 35 14 0.21
Toff-Barenco4 72 34 7 72 34 0.67
Toff-NC4 55 22 7 55 22 0.53
Toff-Barenco5 104 50 9 104 50 1.76
Toff-NC5 75 30 9 75 30 1.11
Toff-Barenco10 264 130 19 264 30 26.72
Toff-NC10 175 70 19 175 70 10.86
Table 2: The table shows the results of applying template matching based on PatternMatch (without any heuristics)
on benchmark circuits using only one template given in Figure 14. The top half of the table shows circuits where
applying template matching reduced the C-NOT count. The second part of the table shows circuits where no reduction
in C-NOT count could be achieved.
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1 2 3 4 5 6 7 8 9 10 11 12
qubit 1 : • •
qubit 2 : • H • H X
qubit 3 : X H • H •
(a) Longest gate sequence found by adapted
PatternMatch
7 6
• •
U3(
pi
2 ,
pi
2 ,
3pi
2 ) • U3(pi2 , pi2 , pi) • U3(pi2 , 0, 3pi2 )
U3(pi, 0, pi) U3(
pi
2 , 0,
−3pi
2 ) U3(0, 2.38, 2.33)
(b) Circuit (a) after applying peephole optimization
Figure 15: Peephole optimization. We use the adapted PatternMatch algorithm to find the longest (connected) sequences of
gates on all subsets of two qubits in the circuit given in (a). The longest sequence found on qubits 2 and 3 is marked. Note that the
marked gates can be commuted next to each other by commuting the gate C6 to the end of the circuit and the gate C7 to the start.
Then, the sequence consisting of the marked gates is represented as a two-qubit unitary and optimally decomposed into a sequence
of single-qubit rotations and C-NOT gates using the synthesizing method from [SBM04]. The resulting circuit is shown in (b) and
saves two C-NOT gates compared to the original circuit provided in (a).
5.4.2 Peephole optimization
The goal of peephole optimization is to find longest sequences of gates acting on a small subset of qubits,
optimize them, and then replace the sequences with their optimized versions. To optimize the gate se-
quences on a small number of qubits, one can for example use re-synthesizing methods: we multiply all
the unitaries corresponding to the gates in the sequence and then use general methods to decompose the
unitary again into a sequence of gates, trying to minimize the gate count used for the decomposition. The
best known synthesizing methods for arbitrary isometries are provided as a software package that was intro-
duced in [IRSM+19] and are based on [ICK+16] and references therein. For the special case of two-qubit
unitaries, optimal decomposition methods are known [SBM04]. In the special case of optimizing Clifford
circuits, re-synthesizing methods were proposed in [KM13] and successfully applied to reduce the gate
count by about 50% with peephole optimization, using a heuristic algorithm introduced in [PSM+06b] to
find the longest gate sequences.
Finding longest gate sequences can be considered as a special case of our algorithm PatternMatch,
where we do not fix a specific pattern, but instead consider every gate in the circuit to be a match as long
as it only acts on the selected qubits. Since the correctness proof of our algorithm works for any pattern,
we are still guaranteed to find all longest sequences in a circuit. To show how finding longest sequences
acting on a few qubits can help with circuit optimization, an example for a longest sequence on two qubits
found by PatternMatch is given in Figure 15a, and the optimized circuit using peephole optimization
is shown in Figure 15b. In the example, one has to cleverly commute gates in the middle of the circuit,
which are not part of the longest sequence of gates that is found. The algorithm proposed in [PSM+06b]
would not consider this option and hence would not find the longest sequence for the given example. Having
found a longest sequence using PatternMatch, one can then use optimal synthesizing methods for two
qubit unitaries [SBM04] to reduce the number of C-NOT gates from 4 to 2. Apart from C-NOT gates, the
optimized circuit contains arbitrary single-qubit gates U3 parameterized by the Euler angles θ, λ and ϕ and
defined by
U3 (θ, ϕ, λ) =
(
cos θ2 −eiλ sin θ2
eiϕ sin θ2 e
i(ϕ+λ) cos θ2
)
.
We note that while using our algorithm for peephole optimization works well in practice, we loose our
bound on the worst-case time complexity if we search for longest sequences instead of a specific pattern,
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Figure 16: The figure shows the runtime of PatternMatch adapted for searching the longest (connected) gate
sequences on all subsets of two qubits in randomly generated circuits with |C| ∈ [10, 200] gates on nC = 6 qubits
consisting of X, C-NOT and Toffoli gates. We create 15 random circuits for each choice of |C|. The plot shows that the
runtimes generally scale amenably with the circuit size, but have a strong dependence on the structure of the (randomly
sampled) circuits, since runtimes vary a lot even for fixed circuit size.
since the size of the “pattern” is now unbounded. However, we provide numerical results for the runtime of
our algorithm for finding maximal sequences on two qubits in Figure 16.
A Correctness (proof of Theorem 3.8)
To prove the assertion of Theorem 3.8 we need a couple of lemmas that ensure the correctness of the
individual subroutines used by the PatternMatch algorithm.
Lemma A.1 (Correctness of ForwardMatch (Algorithm 4)). Consider a circuit C and a pattern T with
a fixed assignment of pattern qubits to circuit qubits (given by Lselq in Algorithm 4) and fixed starting gates
Cr = Ti. Split the pattern as T = (T backward, T forward), where T forward1 = Ti is the starting gate and the
forward part T forward is defined by
[1, j]T forward 6= 0 for all j ∈ {2, 3, . . . , |T forward|} , (5)
and T backward contains the remaining gates. Then, Algorithm 4 finds a maximal match (up to equivalence)
of the partial pattern T forward in C. Furthermore, ForwardMatch only blocks vertices in the canonical
form of the circuit C that correspond to gates that could never be matched with gates in the full pattern T
(or which would lead to equivalent matches).
Proof. Let us denote the canonical form of the circuit C and of the pattern T by GC and GT , respectively.
We have only to consider gates Cs with GCs ∈ Succ(GCr , GC) for matching with T forward. Indeed, let us
show this rigorously.
Matching gates must correspond to vertices in GC that are successors of GCr : Assume by contradic-
tion that there exists a pattern match (see Definition 3.4) where a gate Tj ∈ T forward is matched with a gate
Cs (with s 6= r), such that GCs /∈ Succ(GCr , GC). By (5) and Lemma 2.3, we have GTj ∈ Succ(GTi , GT ).
Choose a path p from the vertex GTi to G
T
j . Since a pattern match is connected, we find that all the gates
with labels corresponding to the vertices on the path pmust also be matched with gates in the circuit. There-
fore, we find a corresponding path from GCr to G
C
s in the circuit, and hence G
C
s ∈ Succ(GCr , GC), which
contradicts the initial assumption.
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Let us now go on with the proof of the correctness of ForwardMatch. By construction, the algorithm
goes through all the successors of GCr in the while-loop, and hence it visits all gates that possibly could
be matched with gates in T forward. Indeed, the successors of GCr are either considered as a direct successor
of a matched vertex that was inserted into the list MatchedVertexList, or as a successor of a vertex that is
blocked in a cycle of the while-loop (see line 25 in Algorithm 4). Moreover, the order of considering the
successor vertices of GCr that might be matched corresponds to the order of the corresponding gates in the
circuit (from left to right). This is ensured by always considering the successors with minimal label that we
have to visit first in the while-loop.
It remains to be shown that ForwardMatch handles each successor of GCr in a way that leads to one
of the (equivalent) longest matches. Since a pattern match must be connected and we start matching Cr with
T forward1 from the left to the right in the circuit, the indices CandidateIndices of the gates in the pattern that
could be matched next must be direct successors of the already matched gates. Further, direct successors are
only valid candidates if matching them does not make the match in the pattern unconnected. Specifically,
we have to ensure the following: a direct successor v of an already matched gate is a candidate if and only
if there is no unmatched vertex v′ that is a predecessor of v and a successor of an already matched gate.
Indeed, also note that in such a case, the unmatched vertex v′ could not be matched later on in the forward
matching proccess, since we would never consider predecessors of the vertex in the circuit that is matched
with v later on in the matching process (because predecessors would have lower labels and we are looping
trough the circuit from left to the right with increasing labels). Therefore, all valid candidates are found in
Algorithm 6. We have the following two cases in the while-loop for a matched root vertex v0 and a direct
successor v of v0 with label s that we consider for matching in the canonical form GC of the circuit C.
1. Gate Cs matches with a gate Tj with j ∈ CandidateIndices . In the following we show that the
optimal strategy in this case is indeed to greedily match the two gates. There are two cases:
(a) If the vertex v = GCs is the only successor of G
C
r with label bigger or equal s, such that Cs =
Tj , we should match the two gates, since matching them will not disturb any possible further
matches (but can only lead to longer matches). Indeed, not matching would reduce the possible
candidates in the pattern for further matches and might block vertices in GC that are successors
of the unmatched gate. Note that the order in which the gates are visited in the while-loop
ensures that all predecessors of v that are also successors of the starting vertex GCr are already
matched if we end up in line 19 in Algorithm 4, and hence, matching leads to a connected match.
(b) However if we have a further vertex GCt ∈ Succ(GCr , GC) with t > s and with Ct = Tj , it
could a priori happen that we should not match, because matching GCt instead of v could lead
to a longer match (see point 2 in Section 2.3). In the following we show that such a vertex GCt
would have to be a direct successor of the vertex v0 to be properly matched (i.e., to lead to a
connected match including the starting gate GCr ), and hence, matching G
C
t instead of v would
lead to equivalent matches. Indeed, if GCt /∈ DirectSucc(v0, GC), it has to be a successor
of v0 with at least one vertex in between (because [Cv0.label , Ct] 6= 0, since Ct = Tj = Cs,
GCs ∈ DirectSucc(v0, GC) and s < t). In this case, the vertex in between cannot be matched,
and hence this scenario would not lead to a connected match (as long as we do not block the
matched predecessors of GCt , which is not allowed since it would also block the starting vertex
GCr ).
2. Gate Cs does not match with a gate Tj with j ∈ CandidateIndices . Similarly as above, one can
see that matching the gate Cs with any gate in T forward or in T backward cannot lead to a connected
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match. Since GCs is a successor of the starting vertex G
C
r , all the successors of G
C
s can also not be
matched, because matching them would not lead to a connected match. Hence, we only block vertices
that could never be matched with any gate in T forward or in T backward, which shows the last statement
of the lemma.
This finishes the proof.
For the proof of the correctness of BackwardMatch, we will further use the following fact related to
the construction of the algorithm ForwardMatch.
Definition A.2. A match S (i.e., a set S of matched gate indices) is called sub-match of a match M , if there
exists a match S˜ that is equivalent to the match S and such that S˜ ⊂M .
Lemma A.3 (Characterization of non-maximal forward matches). Consider a circuit C, a pattern T forward
that satisfies the property (5), a qubit assignment specified byLselq , and a start index r inC. Then, all possible
(not necessarily maximal) matches M of the pattern T forward in C (with the specified qubit assignment
and the starting gate Cr matched with T forward1 ) are sub-matches of the maximal match M
max found by
ForwardMatch.
Proof. Assume by contradiction that there is a match M of T forward in the circuit C (matching T forward1 with
Cr), such that there is no sub-match in Mmax that is equivalent to M . Since the algorithm ForwardMatch
goes through all gates that could possibly be matched with T forward (see the proof of Lemma A.1), there
is a first gate Cs in M considered in this process that is not matched in the maximal match Mmax found
by ForwardMatch (and there is also no equivalent match). Since matching a gate in this process can
never disturb future matches (apart from equivalent ones) as shown in case 1 in the proof of Lemma A.1,
we conclude that the gate Cs could also be matched in the forward matching process. However, according
to the algorithm ForwardMatch, the gate would then indeed be matched, leading to a contradiction with
the assumption that Cs is not matched in the maximal match Mmax found by ForwardMatch.
Lemma A.4 (Correctness of BackwardMatch (Algorithm 5)). Consider a pattern T and a starting index
i ∈ {1, . . . , |T |}, and split the sub-pattern (Ti, Ti+1, . . . , T|T |) as (Ti, Ti+1, . . . , T|T |) ' (T backward, T forward),
with T forward defined by Property (5). Suppose we are further given a circuit C and a maximal match
M forward of T forward in C, with a qubit assignment specified by Lselq and a starting gate Cr matched with
T forward1 . Then, Algorithm 5 finds all maximal matches of T with qubit assignment L
sel
q and starting gate
Cr = T
forward
1 .
Let us first give an overview of the proof idea. Since we have already given a maximal match of T forward
in C, it remains to verify how many gates of T backward can be matched. In general, it can happen that a gate
that disturbs the match of T backward can be moved to the right in C. This may allow us to match further
gates in T backward, but may also disturb the maximal match of T forward. To handle this tradeoff, we have to
consider both possibilities: (i) moving the disturbing gate as far as possible to the right, and (ii) moving it
as far as possible to the left. These options correspond to blocking the successors or the predecessors of the
vertex corresponding to the disturbing gate in the canonical form of the circuit C. We then have to keep
track of both possibilities and go on with matching in both cases building up a tree of possible matching
scenarios that could lead to a maximal match. Let us now give a detailed proof of the correctness of the
algorithm.
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Proof of Lemma A.4. The matching process works with the canonical representations GC of the circuit C,
where the matched gates listed in M forward are marked as matched in GC , and the remaining gates in the
forward part are blocked (corresponding to the state after running ForwardMatch). Let us first show that
the strategy of first finding the maximal forward match, and then maximally extending it in the backward
direction, indeed leads to all possible maximal matches of the full pattern. A priori, it could happen that a
non maximal forward match could lead to a maximal match of the full pattern. However, by Lemma A.3,
different forward matches could only be sub-matches of the maximal match. Since in the process of back-
wards matching (as analyzed in detail below) further matched gates on the right of the starting gate Cr with
gates in T forward can only lead to longer matches, we conclude that the strategy of first finding the maximal
forward match is indeed optimal.
Let us know consider the backward matching process. The while-loop of the matching process in Algo-
rithm 5 goes through all the vertices in the canonical form GC of the circuit that are not blocked or already
matched (as long as there are gates left to consider in T backward that could possibly be matched). Since the
blocked gates will never match (see Lemma A.1), we loop through all vertices corresponding to gates that
could possibly be matched with T backward. The indices of these vertices are stored in a list GateIndices in
decreasing order (see line 7 and line 8 in Algorithm 5). The variable counter keeps track of the number of
gates with indices listed in GateIndices that we have already considered in the backwards matching pro-
cess. During the matching, we create a stack of possible matching scenarios that may lead to a maximal
match. All of these scenarios are then considered for further matching in the next steps of the while-loop.
Therefore, it remains to show that each step in the while-loop with parameters (GC ,M, counter) puts all
the matching possibilities for the gate with index s = (GateIndices)counter that might lead to a maximal
match on the stack MatchingScenarios for further investigation. The indices CandidateIndices of the gates
in the pattern that could possibly match are found by Algorithm 7. To show the correctness of one cycle of
the while-loop, let us consider two cases separately.
1. Gate Cs matches with at least one gate in the pattern. We have to consider all possible cases that
could lead to a maximal match:
(a) Match the gate Cs with any candidate Tj = Cs with j ∈ CandidateIndices ,
(b) right-block the vertex Cs (i.e., block the vertex and move it as far as possible to the right in the
circuit C),
(c) left-block the vertex Cs (i.e., block the vertex and move it as far as possible to the left in the
circuit C).
Instead of always adding all of these options to the stack MatchingScenarios , we can save runtime
by ignoring options that can not lead to maximal matches:
In case 1a, there might be successors of the matched gate in the pattern that were not matched so far.
In this case, we block these vertices and all of its successors in the pattern, since they could never be
matched later on (since we traverse trough the gates from right to left in the circuit). If we block the
initial match of Cr with Ti, we do not have to consider this matching scenario, since we consider the
initial match to be fixed. Further, if we block a gate Tl that was matched during BackwardMatch,
we do also not have to consider this matching scenario, since it is put on the stackMatchingScenarios
during another interation of the while-loop where Tl was chosen to be not matched.
The reasoning for case 1b, is analogous to case 1a, but considering blocking in the circuit instead of
in the pattern.
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The case 1c only has to be considered if there is no candidate in case 1a whose matching causes
no blocking of already matched gates. Indeed, let us show this in detail and assume that there is a
candidate Tj that matches Cs without disturbing any already matched gates. We need to show that
blocking the gate Cs and moving it as far as possible to the left cannot lead to a maximal match (that
is not equivalent to another one that is found by the algorithm). Indeed, moving the gate to the left
(and ignoring it for the further matching process) could lead to one of the following two cases:
(a) we match the gate Tj later on in the matching process with a different gate Ct with t < s in the
circuit,
(b) we never match the gate Tj .
It can be verified that case (a) leads to matches that are equivalent to the ones where we match Cs
with Tj . Indeed, since we block all the predecessors of the vertex GCs , the vertex G
C
t cannot be a
predecessor of GCs . Hence, by Lemma 2.3, the gate Ct can be moved next to Cs, and we end up with
equivalent matches.
In case (b), not matching Tj with Cs can only disturb the backwards matching process later on, since
in this case gates that do not commute to the right of Cs are blocked and the additional matching
candidate Tj will never be matched by assumption. Hence, we can ignore the case where we move
Cs as far as possible to the left.
2. Gate Cs does not match with any gate in the pattern with index s ∈ CandidateIndices . One
can see that the gate Cs can never match and may disturb the matching. We consider both options:
moving it as far as possible to the left and to the right in the circuit, and blocking the predecessors or
successors, respectively. If we can move the gate Cs to the right of all the matched gates in M forward
or to the start of the circuit C (see the condition in line 53 in Algorithm 5) without blocking any
previously matched gates, doing so will lead to a maximal match, since the gate Cs does not disturb
the following matching process or the current match. Hence, in this case we only add this possibility
to the stack MatchingScenarios . Otherwise, we do not know whether left-blocking or right-blocking
will turn out to be the better choice overall, so we have to add both options. As in case 1, we do not
have to add matching conditions to the stack if we disturb the initial match or any match with gates in
T backward.
This finishes the proof.
We are finally ready to prove Theorem 3.8.
Proof of Theorem 3.8. Consider a maximal match M of a pattern T in the circuit C. We need to show
that this match is found by Algorithm 3. The algorithm loops over all possible assignments of pattern
qubits to circuit qubits, formalised by considering patterns T˜ obtained from the original pattern T by qubit
permutation. Looping over all possible assignments ensures that there is a run of the loop with a pattern T˜ ,
such that for all the index pairs (j, s) ∈ M , we have T˜j = Cs (which in particular means that the two gates
are acting on qubits with the same labels). Assume that the indices of the gates T˜1, T˜2, . . . , T˜k are not listed
(as a first entry of an element) in M , but T˜k+1 is the first matched gate in the pattern, i.e., there is a tuple
(k + 1, r) ∈ M for some r ∈ {1, 2, . . . , |C|}. Then, once in the loop of the algorithm PatternMatch,
we set the start index of the pattern i := k + 1 and the start index in the circuit to r. By the correctness
of ForwardMatch and BackwardMatch (see Lemma A.1 and Lemma A.4), all the maximal matches
(up to equivalent ones) of (T˜i, . . . , T˜|T˜ |) in the circuit C are found starting with matching the gate Ti with
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Cr. Since the gates T˜1, T˜2, . . . , T˜i−1 are not contained in the match we are searching for, PatternMatch
hence finds the maximal match M (or an equivalent one).
B Combinatorial algorithm
Robin Kothari [Kot] pointed out a simple combinatorial algorithm for pattern matching, which also has
polynomial scaling in the circuit size for a fixed pattern size. For the sake of completeness, we give a short
overview of the main idea here and estimate the worst-case complexity. As shown in Fig. 7, while the
worst-scaling is comparable to that of our algorithm, the practical performance is not.
The idea of the algorithm is to search for complete matches, i.e., matches where every gate in the pattern
is matched, by simply looping through all possible assignments of gates in the pattern to gates in the circuit,
and checking whether any such assignment constitutes a complete match. Given such an algorithm for
complete matches, one can then search for all maximal (possibly incomplete) matches of a pattern in a
circuit by running the algorithm for all possible sub-patterns, i.e., any connected sub-sequence of gates in
the pattern.
Clearly, such an algorithm is computationally quite expensive. However, the worst-case time complexity
is still polynomial in the circuit size (for a fixed pattern size). To see this, first we note that there are 2|T |
different subsets of gates that can be chosen from the |T | gates in the pattern. If we create the canonical for
of the whole pattern once at the start (in time O(|T |3)), then checking if a subset of the pattern is connected
can be done in timeO(|T |2) (by checking for each vertex in GT not contained in the chosen subset whether
it has both successors and predecessors that are contained in the subset; if this is the case, the subset is not
connected; otherwise, it is a valid sub-pattern). Hence, all the sub-patterns can be found in timeO(2|T ||T |2).
For the remainder of the algorithm we need the canonical forms of all sub-patterns. Creating them
requires O(|T |3) time per sub-pattern15. This takes time O(2|T ||T |3) in total for all sub-patterns.
For each sub-pattern, we consider all assignments of gates in the sub-pattern to gates in the circuit, of
which there are
O
((|C|
|T |
)
|T |!
)
.
Each gate assignment was done without considering restrictions imposed by the structure of the circuit,
i.e., disregarding the order of the gates, and which qubits they act on. Now, for each assignment, we have to
check whether it describes a valid match. More concretely, we have to check whether
1. the gates in the pattern can be reordered to match the order of the gates they have been assigned to in
the circuit,
2. the gates in the circuit that have had a pattern gate assigned to them form a connected sub-circuit, and
3. there is a consistent global assignment of pattern qubits to circuit qubits such that all gates act on the
requisite qubits.
Let us consider a canonical form G˜T of a sub-pattern together with an assignment to gates in the circuit
C. We denote the vertex in GC that is assigned to a vertex v ∈ G˜T by vC . To check condition 1, for
15Instead of creating the canonical form for each sub-pattern from scratch, we could also cut out the canonical graphs for the
sub-patterns from GT , and update the lists of successors and predecessors in time O(|T |2 log |T |), using binary search to remove
the labels of the vertices that do not appear in the sub-pattern from the ordered lists. For simplicity, here we just assume that we
create the canonical from scratch.
39
each vertex v ∈ G˜T we check whether its successors are also assigned with successors of vC in GC . For
each vertex in G˜T , this can be done in time O(|T | log(|C|)), by looping trough the list of successors of v
(which is stored as an ordered list as part of G˜T ), and searching for the gates assigned to them using binary
search in the ordered list of successors of vC . Repeating this for all |T | vertices, checking 1 requires time
O(|T |2 log(|C|)) in total.
Checking condition 2 can be done analogously to checking whether a subset of gates of the pattern is
connected (which we do as part of checking condition 1), and hence requires time O(|C|2).
Finally, checking 3 can be done by collecting the qubit labels of all the qubits for which there is a
matched gate in the circuit (i.e., one that is assigned to one in the sub-pattern) that acts non trivially on it.
We directly stop this proccess if more than nT qubits are collected, since in this case, there cannot be a valid
qubit assignment. Hence, this can be done in timeO(nT |T |), where nT is the number of qubits in the pattern.
If the number of collected qubits corresponds to the number of qubits in the sub-pattern, we loop trough all
permutations of the qubit assignments, of which there are at most nT !, and check in timeO(nT |T |) whether
the qubit assignment is valid. Hence, checking 3, takes time O(nT |T |+ nT !nT |T |) = O(nT !nT |T |).16
Therefore, checking all three conditions requires time O(|T |2 log(|C|) + |C|2 + nT !nT |T |)
We conclude that the worst case complexity of the combinatorial algorithm is given by
O
(
2|T ||T |3
(|C|
|T |
)
|T |!{|T |2 log(|C|) + |C|2 + nT !nT |T |}) (6)
≤O
(
2|T ||T |3|C||T | {|C|2 log(|C|)nT !nT |T |}) (7)
≤O
(
nT !nT 2
|T ||T |4|C||T |+3
)
, (8)
where we chose a somewhat loose upper bounded to simplify the expression. The worst-case complexity
is polynomial in the circuit size for a fixed pattern size and has a similar scaling in |C| as our algorithm
(see Eq. (1)). However, crucially, the worst-case complexity of the combinatorial algorithm is close to the
average-case complexity, since it really has to loop trough all possible assignments, whereas our algorithm
performs much better in practice as demonstrated in Figure 7b. We also note that the scaling of the com-
binatorial algorithm is independent of nC (whereas our algorithm scales with n
nT−1
C ); however, in practice
we typically have that |C|  nC , so this is of little use for most applications.
16In our numerical experiments, we use a somewhat different implementation that is more efficient in practice. For simplicity
of describing our algorithm, let us assume that there are no gates in the pattern that have the same (non-trivial) action on different
qubits (so we assume that e.g. the circuit contains no Toffoli gates, since the Toffoli gate acts in the same non-trivial way on its
two control qubits). In this case, we can just loop trough the gates in the pattern and assign the corresponding pattern qubits to
the qubits in the circuit. If this does not lead to contradicting assignments, we have found a valid qubit assignment. If gates like
the Toffoli gate are present, one needs to check the different possible assignments separately, which is only efficient if the pattern
contains a small number of such gates.
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